From: kernel test robot <lkp@intel.com>
To: Peter Zijlstra <peterz@infradead.org>
Cc: kbuild-all@lists.01.org, linux-kernel@vger.kernel.org
Subject: [peterz-queue:perf/wip.cleanup 9/10] arch/x86/events/intel/core.c:2841:33: error: invalid operands to binary & (have 'long unsigned int *' and 'long long unsigned int')
Date: Sat, 28 May 2022 05:26:53 +0800 [thread overview]
Message-ID: <202205280542.Let1ciha-lkp@intel.com> (raw)
tree: https://git.kernel.org/pub/scm/linux/kernel/git/peterz/queue.git perf/wip.cleanup
head: 81b127cf734295445d2b31328e951d229dd1e961
commit: 134b7aa4469b0f1f382548c52ced29367f9f0c7a [9/10] perf/x86/intel: Optimize short PEBS counters
config: x86_64-rhel-8.3-kunit (https://download.01.org/0day-ci/archive/20220528/202205280542.Let1ciha-lkp@intel.com/config)
compiler: gcc-11 (Debian 11.3.0-1) 11.3.0
reproduce (this is a W=1 build):
# https://git.kernel.org/pub/scm/linux/kernel/git/peterz/queue.git/commit/?id=134b7aa4469b0f1f382548c52ced29367f9f0c7a
git remote add peterz-queue https://git.kernel.org/pub/scm/linux/kernel/git/peterz/queue.git
git fetch --no-tags peterz-queue perf/wip.cleanup
git checkout 134b7aa4469b0f1f382548c52ced29367f9f0c7a
# save the config file
mkdir build_dir && cp config build_dir/.config
make W=1 O=build_dir ARCH=x86_64 SHELL=/bin/bash
If you fix the issue, kindly add following tag where applicable
Reported-by: kernel test robot <lkp@intel.com>
All errors (new ones prefixed by >>):
arch/x86/events/intel/core.c: In function 'intel_pmu_handle_short_pebs':
>> arch/x86/events/intel/core.c:2841:33: error: invalid operands to binary & (have 'long unsigned int *' and 'long long unsigned int')
2841 | if (!(cpuc->active_mask & (1ULL << hwc->idx)))
| ~~~~ ^ ~~~~~~~~~~~~~~~~~~
| | |
| long unsigned int * long long unsigned int
vim +2841 arch/x86/events/intel/core.c
2834
2835 static void intel_pmu_handle_short_pebs(struct perf_event *event)
2836 {
2837 struct cpu_hw_events *cpuc = this_cpu_ptr(&cpu_hw_events);
2838 struct hw_perf_event *hwc = &event->hw;
2839
2840 /* if the event is not enabled; intel_pmu_pebs_enable() DTRT */
> 2841 if (!(cpuc->active_mask & (1ULL << hwc->idx)))
2842 return;
2843
2844 WARN_ON_ONCE(cpuc->enabled);
2845
2846 if (intel_pmu_is_short_pebs(event)) {
2847
2848 /* stripped down intel_pmu_pebs_disable() */
2849 cpuc->pebs_enabled &= ~(1ULL << hwc->idx);
2850 hwc->config |= ARCH_PERFMON_EVENTSEL_INT;
2851
2852 intel_pmu_update_config(event);
2853
2854 } else if (!(cpuc->pebs_enabled & (1ULL << hwc->idx))) {
2855
2856 /* stripped down intel_pmu_pebs_enable() */
2857 hwc->config &= ~ARCH_PERFMON_EVENTSEL_INT;
2858 cpuc->pebs_enabled |= (1ULL << hwc->idx);
2859
2860 intel_pmu_update_config(event);
2861 }
2862 }
2863
--
0-DAY CI Kernel Test Service
https://01.org/lkp
next reply other threads:[~2022-05-27 21:27 UTC|newest]
Thread overview: 2+ messages / expand[flat|nested] mbox.gz Atom feed top
2022-05-27 21:26 kernel test robot [this message]
2022-05-31 2:14 [peterz-queue:perf/wip.cleanup 9/10] arch/x86/events/intel/core.c:2841:33: error: invalid operands to binary & (have 'long unsigned int *' and 'long long unsigned int') kernel test robot
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=202205280542.Let1ciha-lkp@intel.com \
--to=lkp@intel.com \
--cc=kbuild-all@lists.01.org \
--cc=linux-kernel@vger.kernel.org \
--cc=peterz@infradead.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.