All of lore.kernel.org
 help / color / mirror / Atom feed
From: Mark Brown <broonie@kernel.org>
To: Catalin Marinas <catalin.marinas@arm.com>, Will Deacon <will@kernel.org>
Cc: Mark Rutland <mark.rutland@arm.com>,
	Joey Gouly <joey.gouly@arm.com>,
	linux-arm-kernel@lists.infradead.org,
	Mark Brown <broonie@kernel.org>
Subject: [PATCH v3 20/26] arm64/sysreg: Convert LORSA_EL1 to automatic generation
Date: Thu,  9 Jun 2022 18:08:54 +0100	[thread overview]
Message-ID: <20220609170900.1641343-21-broonie@kernel.org> (raw)
In-Reply-To: <20220609170900.1641343-1-broonie@kernel.org>

Convert LORSA_EL1 to automatic register generation as per DDI0487H.a, no
functional changes.

Signed-off-by: Mark Brown <broonie@kernel.org>
---
 arch/arm64/include/asm/sysreg.h | 1 -
 arch/arm64/tools/sysreg         | 8 ++++++++
 2 files changed, 8 insertions(+), 1 deletion(-)

diff --git a/arch/arm64/include/asm/sysreg.h b/arch/arm64/include/asm/sysreg.h
index a8d882b8e2a2..050e9bfb2250 100644
--- a/arch/arm64/include/asm/sysreg.h
+++ b/arch/arm64/include/asm/sysreg.h
@@ -407,7 +407,6 @@
 #define SYS_MAIR_EL1			sys_reg(3, 0, 10, 2, 0)
 #define SYS_AMAIR_EL1			sys_reg(3, 0, 10, 3, 0)
 
-#define SYS_LORSA_EL1			sys_reg(3, 0, 10, 4, 0)
 #define SYS_LOREA_EL1			sys_reg(3, 0, 10, 4, 1)
 #define SYS_LORN_EL1			sys_reg(3, 0, 10, 4, 2)
 #define SYS_LORC_EL1			sys_reg(3, 0, 10, 4, 3)
diff --git a/arch/arm64/tools/sysreg b/arch/arm64/tools/sysreg
index 93ea9dff4d4b..73dd1cc7b078 100644
--- a/arch/arm64/tools/sysreg
+++ b/arch/arm64/tools/sysreg
@@ -514,3 +514,11 @@ EndSysreg
 Sysreg	TTBR1_EL1	3	0	2	0	1
 Fields	TTBRx_EL1
 EndSysreg
+
+Sysreg	LORSA_EL1	3	0	10	4	0
+Res0	63:52
+Field	51:16	SA
+Res0	15:1
+Field	0	Valid
+EndSysreg
+
-- 
2.30.2


_______________________________________________
linux-arm-kernel mailing list
linux-arm-kernel@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/linux-arm-kernel

  parent reply	other threads:[~2022-06-09 17:21 UTC|newest]

Thread overview: 27+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2022-06-09 17:08 [PATCH v3 00/26] arm64/sysreg: More system register generation Mark Brown
2022-06-09 17:08 ` [PATCH v3 01/26] arm64/cpuinfo: Restore define for AIVIVT cache type Mark Brown
2022-06-09 17:08 ` [PATCH v3 02/26] arm64/sysreg: Add LINKER_SCRIPT guards for sysreg.h Mark Brown
2022-06-09 17:08 ` [PATCH v3 03/26] arm64/sysreg: Add SYS_FIELD_GET() helper Mark Brown
2022-06-09 17:08 ` [PATCH v3 04/26] arm64/sysreg: Standardise naming for CTR_EL0 fields Mark Brown
2022-06-09 17:08 ` [PATCH v3 05/26] arm64/sysreg: Standardise naming for DCZID_EL0 field names Mark Brown
2022-06-09 17:08 ` [PATCH v3 06/26] arm64/mte: Standardise GMID field name definitions Mark Brown
2022-06-09 17:08 ` [PATCH v3 07/26] arm64/sysreg: Align pointer auth enumeration defines with architecture Mark Brown
2022-06-09 17:08 ` [PATCH v3 08/26] arm64/sysreg: Make BHB clear feature defines match the architecture Mark Brown
2022-06-09 17:08 ` [PATCH v3 09/26] arm64/sysreg: Standardise naming for WFxT defines Mark Brown
2022-06-09 17:08 ` [PATCH v3 10/26] arm64/sysreg: Standardise naming for ID_AA64SMFR0_EL1 enums Mark Brown
2022-06-09 17:08 ` [PATCH v3 11/26] arm64/sysreg: Standardise naming for ID_AA64ZFR0_EL1 fields Mark Brown
2022-06-09 17:08 ` [PATCH v3 12/26] arm64/sysreg: Remove defines for RPRES enumeration Mark Brown
2022-06-09 17:08 ` [PATCH v3 13/26] arm64/sysreg: Add _EL1 into ID_AA64ISAR1_EL1 definition names Mark Brown
2022-06-09 17:08 ` [PATCH v3 14/26] arm64/sysreg: Add _EL1 into ID_AA64ISAR2_EL1 " Mark Brown
2022-06-09 17:08 ` [PATCH v3 15/26] arm64/sysreg: Convert CTR_EL0 to automatic generation Mark Brown
2022-06-09 17:08 ` [PATCH v3 16/26] arm64/sysreg: Convert DCZID_EL0 " Mark Brown
2022-06-09 17:08 ` [PATCH v3 17/26] arm64/sysreg: Convert GMID " Mark Brown
2022-06-09 17:08 ` [PATCH v3 18/26] arm64/sysreg: Convert ID_AA64ISAR1_EL1 " Mark Brown
2022-06-09 17:08 ` [PATCH v3 19/26] arm64/sysreg: Convert ID_AA64ISAR2_EL1 " Mark Brown
2022-06-09 17:08 ` Mark Brown [this message]
2022-06-09 17:08 ` [PATCH v3 21/26] arm64/sysreg: Convert LOREA_EL1 " Mark Brown
2022-06-09 17:08 ` [PATCH v3 22/26] arm64/sysreg: Convert LORN_EL1 " Mark Brown
2022-06-09 17:08 ` [PATCH v3 23/26] arm64/sysreg: Convert LORC_EL1 " Mark Brown
2022-06-09 17:08 ` [PATCH v3 24/26] arm64/sysreg: Convert LORID_EL1 " Mark Brown
2022-06-09 17:08 ` [PATCH v3 25/26] arm64/sysreg: Convert ID_AA64SMFR0_EL1 " Mark Brown
2022-06-09 17:09 ` [PATCH v3 26/26] arm64/sysreg: Convert ID_AA64ZFR0_EL1 " Mark Brown

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=20220609170900.1641343-21-broonie@kernel.org \
    --to=broonie@kernel.org \
    --cc=catalin.marinas@arm.com \
    --cc=joey.gouly@arm.com \
    --cc=linux-arm-kernel@lists.infradead.org \
    --cc=mark.rutland@arm.com \
    --cc=will@kernel.org \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body. 
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.