From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mga11.intel.com (mga11.intel.com [192.55.52.93]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 484807A for ; Tue, 28 Jun 2022 01:29:24 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=intel.com; i=@intel.com; q=dns/txt; s=Intel; t=1656379764; x=1687915764; h=date:from:to:cc:subject:message-id:references: mime-version:in-reply-to; bh=zVM39Trhl2hg5S6mqEpQJmIRMAE8wh097bxFRFFGXL8=; b=UqBlh+WFRwNriisGeo3gPJMzGWf5R2riGiL6EFOdqGFGsg5QVCzOYVI/ beAoV5homf380glQVOIMx1kqO+6kHnuYe9igyZRItq20rWAdHQJnpKpa4 R09aVj4ogWeNlgNAXSWNFmfDlVdP18sz6K0cIJ8HL8qh9DP9C0J8SScUN nfDxfBgYBCQ219gFR06jcdFGO4dyjrK5BwANUNwvfESckYN8CTbr7fj2S CyNyfshkOwF/V4rf1i/WxeGhok+U6szT4s7aXxIj5LbBWeT9Tt1L9V4TD WNOp9I8asMVQitE87EeqvHiY4tMEM98notlpMU9hTbLlBhefJrKLPqmVv g==; X-IronPort-AV: E=McAfee;i="6400,9594,10391"; a="279149561" X-IronPort-AV: E=Sophos;i="5.92,227,1650956400"; d="scan'208";a="279149561" Received: from fmsmga001.fm.intel.com ([10.253.24.23]) by fmsmga102.fm.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 27 Jun 2022 18:29:23 -0700 X-ExtLoop1: 1 X-IronPort-AV: E=Sophos;i="5.92,227,1650956400"; d="scan'208";a="732546014" Received: from lkp-server01.sh.intel.com (HELO 68b931ab7ac1) ([10.239.97.150]) by fmsmga001.fm.intel.com with ESMTP; 27 Jun 2022 18:29:19 -0700 Received: from kbuild by 68b931ab7ac1 with local (Exim 4.95) (envelope-from ) id 1o602T-0009LC-S6; Tue, 28 Jun 2022 01:29:13 +0000 Date: Tue, 28 Jun 2022 09:28:58 +0800 From: kernel test robot To: Sricharan R , agross@kernel.org, bjorn.andersson@linaro.org, robh+dt@kernel.org, krzysztof.kozlowski+dt@linaro.org, mturquette@baylibre.com, sboyd@kernel.org, linus.walleij@linaro.org, catalin.marinas@arm.com, p.zabel@pengutronix.de, quic_varada@quicinc.com, linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-clk@vger.kernel.org, linux-gpio@vger.kernel.org, linux-arm-kernel@lists.infradead.org Cc: llvm@lists.linux.dev, kbuild-all@lists.01.org Subject: Re: [PATCH V2 3/8] clk: qcom: Add Global Clock controller (GCC) driver for IPQ5018 Message-ID: <202206280917.m3YJRqsF-lkp@intel.com> References: <20220621161126.15883-4-quic_srichara@quicinc.com> Precedence: bulk X-Mailing-List: llvm@lists.linux.dev List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset=us-ascii Content-Disposition: inline In-Reply-To: <20220621161126.15883-4-quic_srichara@quicinc.com> Hi Sricharan, Thank you for the patch! Perhaps something to improve: [auto build test WARNING on clk/clk-next] [also build test WARNING on robh/for-next linusw-pinctrl/devel linus/master v5.19-rc4 next-20220627] [If your patch is applied to the wrong git tree, kindly drop us a note. And when submitting patch, we suggest to use '--base' as documented in https://git-scm.com/docs/git-format-patch] url: https://github.com/intel-lab-lkp/linux/commits/Sricharan-R/Add-minimal-boot-support-for-IPQ5018/20220622-001751 base: https://git.kernel.org/pub/scm/linux/kernel/git/clk/linux.git clk-next config: arm64-allyesconfig (https://download.01.org/0day-ci/archive/20220628/202206280917.m3YJRqsF-lkp@intel.com/config) compiler: clang version 15.0.0 (https://github.com/llvm/llvm-project 016342e319fd31e41cf5ed16a6140a8ea2de74dd) reproduce (this is a W=1 build): wget https://raw.githubusercontent.com/intel/lkp-tests/master/sbin/make.cross -O ~/bin/make.cross chmod +x ~/bin/make.cross # install arm64 cross compiling tool for clang build # apt-get install binutils-aarch64-linux-gnu # https://github.com/intel-lab-lkp/linux/commit/d7a0e1d14ecebd407df120468035592246a71cd6 git remote add linux-review https://github.com/intel-lab-lkp/linux git fetch --no-tags linux-review Sricharan-R/Add-minimal-boot-support-for-IPQ5018/20220622-001751 git checkout d7a0e1d14ecebd407df120468035592246a71cd6 # save the config file mkdir build_dir && cp config build_dir/.config COMPILER_INSTALL_PATH=$HOME/0day COMPILER=clang make.cross W=1 O=build_dir ARCH=arm64 SHELL=/bin/bash arch/arm64/kernel/ drivers/clk/qcom/ drivers/pinctrl/qcom/ If you fix the issue, kindly add following tag where applicable Reported-by: kernel test robot All warnings (new ones prefixed by >>): >> drivers/clk/qcom/gcc-ipq5018.c:118:37: warning: unused variable 'gcc_xo_gpll0_out_main_div2' [-Wunused-const-variable] static const struct clk_parent_data gcc_xo_gpll0_out_main_div2[] = { ^ >> drivers/clk/qcom/gcc-ipq5018.c:123:32: warning: unused variable 'gcc_xo_gpll0_out_main_div2_map' [-Wunused-const-variable] static const struct parent_map gcc_xo_gpll0_out_main_div2_map[] = { ^ >> drivers/clk/qcom/gcc-ipq5018.c:201:37: warning: unused variable 'gcc_xo_gpll0_gpll4_gpll2' [-Wunused-const-variable] static const struct clk_parent_data gcc_xo_gpll0_gpll4_gpll2[] = { ^ >> drivers/clk/qcom/gcc-ipq5018.c:208:32: warning: unused variable 'gcc_xo_gpll0_gpll4_gpll2_map' [-Wunused-const-variable] static const struct parent_map gcc_xo_gpll0_gpll4_gpll2_map[] = { ^ 4 warnings generated. vim +/gcc_xo_gpll0_out_main_div2 +118 drivers/clk/qcom/gcc-ipq5018.c 117 > 118 static const struct clk_parent_data gcc_xo_gpll0_out_main_div2[] = { 119 { .fw_name = "xo", .name = "xo", }, 120 { .fw_name = "gpll0_out_main_div2", .name = "gpll0_out_main_div2", }, 121 }; 122 > 123 static const struct parent_map gcc_xo_gpll0_out_main_div2_map[] = { 124 { P_XO, 0 }, 125 { P_GPLL0_DIV2, 1 }, 126 }; 127 128 static const struct clk_parent_data gcc_xo_gpll0_gpll4[] = { 129 { .fw_name = "xo", .name = "xo", }, 130 { .fw_name = "gpll0", .name = "gpll0", }, 131 { .fw_name = "gpll4", .name = "gpll4", }, 132 }; 133 134 static const struct parent_map gcc_xo_gpll0_gpll4_map[] = { 135 { P_XO, 0 }, 136 { P_GPLL0, 1 }, 137 { P_GPLL4, 2 }, 138 }; 139 140 static const struct clk_parent_data gcc_xo_gpll0_core_pi_sleep_clk[] = { 141 { .fw_name = "xo", .name = "xo", }, 142 { .fw_name = "gpll0", .name = "gpll0", }, 143 { .fw_name = "sleep_clk", .name = "sleep_clk", }, 144 }; 145 146 static const struct parent_map gcc_xo_gpll0_core_pi_sleep_clk_map[] = { 147 { P_XO, 0 }, 148 { P_GPLL0, 2 }, 149 { P_CORE_PI_SLEEP_CLK, 6 }, 150 }; 151 152 static const struct clk_parent_data gcc_xo_gpll0_gpll0_out_main_div2_sleep_clk[] = { 153 { .fw_name = "xo", .name = "xo", }, 154 { .fw_name = "gpll0", .name = "gpll0", }, 155 { .fw_name = "gpll0_out_main_div2", .name = "gpll0_out_main_div2", }, 156 { .fw_name = "sleep_clk", .name = "sleep_clk", }, 157 }; 158 159 static const struct parent_map gcc_xo_gpll0_gpll0_out_main_div2_sleep_clk_map[] = { 160 { P_XO, 0 }, 161 { P_GPLL0, 1 }, 162 { P_GPLL0_DIV2, 4 }, 163 { P_CORE_PI_SLEEP_CLK, 6 }, 164 }; 165 166 static const struct clk_parent_data gcc_xo_gpll0_gpll2_gpll0_out_main_div2[] = { 167 { .fw_name = "xo", .name = "xo", }, 168 { .fw_name = "gpll0", .name = "gpll0", }, 169 { .fw_name = "gpll2", .name = "gpll2", }, 170 { .fw_name = "gpll0_out_main_div2", .name = "gpll0_out_main_div2", }, 171 }; 172 173 static const struct parent_map gcc_xo_gpll0_gpll2_gpll0_out_main_div2_map[] = { 174 { P_XO, 0 }, 175 { P_GPLL0, 1 }, 176 { P_GPLL2, 2 }, 177 { P_GPLL0_DIV2, 4 }, 178 }; 179 180 static const struct clk_parent_data gcc_xo_gpll4_gpll0_gpll0_out_main_div2[] = { 181 { .fw_name = "xo", .name = "xo", }, 182 { .fw_name = "gpll4", .name = "gpll4", }, 183 { .fw_name = "gpll0", .name = "gpll0", }, 184 { .fw_name = "gpll0_out_main_div2", .name = "gpll0_out_main_div2", }, 185 }; 186 187 static const struct parent_map gcc_xo_gpll4_gpll0_gpll0_out_main_div2_map1[] = { 188 { P_XO, 0 }, 189 { P_GPLL4, 1 }, 190 { P_GPLL0, 2 }, 191 { P_GPLL0_DIV2, 4 }, 192 }; 193 194 static const struct parent_map gcc_xo_gpll4_gpll0_gpll0_out_main_div2_map2[] = { 195 { P_XO, 0 }, 196 { P_GPLL4, 1 }, 197 { P_GPLL0, 3 }, 198 { P_GPLL0_DIV2, 4 }, 199 }; 200 > 201 static const struct clk_parent_data gcc_xo_gpll0_gpll4_gpll2[] = { 202 { .fw_name = "xo", .name = "xo", }, 203 { .fw_name = "gpll0", .name = "gpll0", }, 204 { .fw_name = "gpll4", .name = "gpll4", }, 205 { .fw_name = "gpll2", .name = "gpll2", }, 206 }; 207 > 208 static const struct parent_map gcc_xo_gpll0_gpll4_gpll2_map[] = { 209 { P_XO, 0 }, 210 { P_GPLL0, 1 }, 211 { P_GPLL4, 3 }, 212 { P_GPLL2, 4 }, 213 }; 214 -- 0-DAY CI Kernel Test Service https://01.org/lkp From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id 49A20C433EF for ; Tue, 28 Jun 2022 01:31:11 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20210309; h=Sender: Content-Transfer-Encoding:Content-Type:List-Subscribe:List-Help:List-Post: List-Archive:List-Unsubscribe:List-Id:In-Reply-To:MIME-Version:References: Message-ID:Subject:Cc:To:From:Date:Reply-To:Content-ID:Content-Description: Resent-Date:Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID: List-Owner; bh=WwcZBp2P0oTNVj40w15iz9aGYIt0muQR1an6LdeGT1s=; b=RUxn1hFC9a4nt5 HTO4QWbLpko7gGzNaTtS+bhQ3mDmaSr4eZYwDAeg23Fk5UrFBY6GSOWr6f4dJMrqve0f4tJ6NB6fs xfSTGqD3ToRINpT6xM8ijk+xVPhlopwIxToLJJakJk2AShDT9ywg7DlDCyaARLgEunBLMO/x0vRte RCmcNYgqTZiDihJRQG+rh6sS8SCreBCg/Wx0BFTa1lLcgkM+lRvU/tBFpX2mopaFZWXx9YZb4Zxyv ZVnPRZXRxiRMw+dhSrGjt0ntOxLoFWSGdswvju4DSeR2iVNK4fa4Y3LNJTT6yVQzkE+7HiGv8HCtv UwaEbq8OHj6QijC0RfHQ==; Received: from localhost ([::1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.94.2 #2 (Red Hat Linux)) id 1o602n-003VxJ-3C; Tue, 28 Jun 2022 01:29:33 +0000 Received: from mga03.intel.com ([134.134.136.65]) by bombadil.infradead.org with esmtps (Exim 4.94.2 #2 (Red Hat Linux)) id 1o602j-003VwX-P3 for linux-arm-kernel@lists.infradead.org; Tue, 28 Jun 2022 01:29:31 +0000 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=intel.com; i=@intel.com; q=dns/txt; s=Intel; t=1656379769; x=1687915769; h=date:from:to:cc:subject:message-id:references: mime-version:in-reply-to; bh=zVM39Trhl2hg5S6mqEpQJmIRMAE8wh097bxFRFFGXL8=; b=YxHOYv1nQCV1qr1gRs8egzeqIbMbCSw2nK13qKvmnYGvDlGogl8vpeXI K71nJ92k+3xl+HOYLxsaZA8JZ6g1ZJm4Qmp+Zy3z+dONo9ZbKMyiI9GPu Trb9majASNJgqAHF2fhQ5S39Va8RNP+ukaIqBjXF9WxdkicAO1pfspA/9 lXN/TE78UsfLv1qjrKidzqsIC6rdD4ATdE9u8xJ/MHJhx8LxR9KojQn0F pwhep3IoSz4dMu9t2W+5s63JCtLAJLwi7Tshq1NvS0fovqFY2u3FTJPKg GX+iUjrzNaa5hWqtBWim6Z+LjBmDwBkrcD2mG31bMjoTLs/IgHpXApRDS Q==; X-IronPort-AV: E=McAfee;i="6400,9594,10391"; a="282696182" X-IronPort-AV: E=Sophos;i="5.92,227,1650956400"; d="scan'208";a="282696182" Received: from fmsmga001.fm.intel.com ([10.253.24.23]) by orsmga103.jf.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 27 Jun 2022 18:29:23 -0700 X-ExtLoop1: 1 X-IronPort-AV: E=Sophos;i="5.92,227,1650956400"; d="scan'208";a="732546014" Received: from lkp-server01.sh.intel.com (HELO 68b931ab7ac1) ([10.239.97.150]) by fmsmga001.fm.intel.com with ESMTP; 27 Jun 2022 18:29:19 -0700 Received: from kbuild by 68b931ab7ac1 with local (Exim 4.95) (envelope-from ) id 1o602T-0009LC-S6; Tue, 28 Jun 2022 01:29:13 +0000 Date: Tue, 28 Jun 2022 09:28:58 +0800 From: kernel test robot To: Sricharan R , agross@kernel.org, bjorn.andersson@linaro.org, robh+dt@kernel.org, krzysztof.kozlowski+dt@linaro.org, mturquette@baylibre.com, sboyd@kernel.org, linus.walleij@linaro.org, catalin.marinas@arm.com, p.zabel@pengutronix.de, quic_varada@quicinc.com, linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-clk@vger.kernel.org, linux-gpio@vger.kernel.org, linux-arm-kernel@lists.infradead.org Cc: llvm@lists.linux.dev, kbuild-all@lists.01.org Subject: Re: [PATCH V2 3/8] clk: qcom: Add Global Clock controller (GCC) driver for IPQ5018 Message-ID: <202206280917.m3YJRqsF-lkp@intel.com> References: <20220621161126.15883-4-quic_srichara@quicinc.com> MIME-Version: 1.0 Content-Disposition: inline In-Reply-To: <20220621161126.15883-4-quic_srichara@quicinc.com> X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20220627_182929_909048_DD5949BF X-CRM114-Status: GOOD ( 15.08 ) X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.34 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Content-Type: text/plain; charset="us-ascii" Content-Transfer-Encoding: 7bit Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org Hi Sricharan, Thank you for the patch! Perhaps something to improve: [auto build test WARNING on clk/clk-next] [also build test WARNING on robh/for-next linusw-pinctrl/devel linus/master v5.19-rc4 next-20220627] [If your patch is applied to the wrong git tree, kindly drop us a note. And when submitting patch, we suggest to use '--base' as documented in https://git-scm.com/docs/git-format-patch] url: https://github.com/intel-lab-lkp/linux/commits/Sricharan-R/Add-minimal-boot-support-for-IPQ5018/20220622-001751 base: https://git.kernel.org/pub/scm/linux/kernel/git/clk/linux.git clk-next config: arm64-allyesconfig (https://download.01.org/0day-ci/archive/20220628/202206280917.m3YJRqsF-lkp@intel.com/config) compiler: clang version 15.0.0 (https://github.com/llvm/llvm-project 016342e319fd31e41cf5ed16a6140a8ea2de74dd) reproduce (this is a W=1 build): wget https://raw.githubusercontent.com/intel/lkp-tests/master/sbin/make.cross -O ~/bin/make.cross chmod +x ~/bin/make.cross # install arm64 cross compiling tool for clang build # apt-get install binutils-aarch64-linux-gnu # https://github.com/intel-lab-lkp/linux/commit/d7a0e1d14ecebd407df120468035592246a71cd6 git remote add linux-review https://github.com/intel-lab-lkp/linux git fetch --no-tags linux-review Sricharan-R/Add-minimal-boot-support-for-IPQ5018/20220622-001751 git checkout d7a0e1d14ecebd407df120468035592246a71cd6 # save the config file mkdir build_dir && cp config build_dir/.config COMPILER_INSTALL_PATH=$HOME/0day COMPILER=clang make.cross W=1 O=build_dir ARCH=arm64 SHELL=/bin/bash arch/arm64/kernel/ drivers/clk/qcom/ drivers/pinctrl/qcom/ If you fix the issue, kindly add following tag where applicable Reported-by: kernel test robot All warnings (new ones prefixed by >>): >> drivers/clk/qcom/gcc-ipq5018.c:118:37: warning: unused variable 'gcc_xo_gpll0_out_main_div2' [-Wunused-const-variable] static const struct clk_parent_data gcc_xo_gpll0_out_main_div2[] = { ^ >> drivers/clk/qcom/gcc-ipq5018.c:123:32: warning: unused variable 'gcc_xo_gpll0_out_main_div2_map' [-Wunused-const-variable] static const struct parent_map gcc_xo_gpll0_out_main_div2_map[] = { ^ >> drivers/clk/qcom/gcc-ipq5018.c:201:37: warning: unused variable 'gcc_xo_gpll0_gpll4_gpll2' [-Wunused-const-variable] static const struct clk_parent_data gcc_xo_gpll0_gpll4_gpll2[] = { ^ >> drivers/clk/qcom/gcc-ipq5018.c:208:32: warning: unused variable 'gcc_xo_gpll0_gpll4_gpll2_map' [-Wunused-const-variable] static const struct parent_map gcc_xo_gpll0_gpll4_gpll2_map[] = { ^ 4 warnings generated. vim +/gcc_xo_gpll0_out_main_div2 +118 drivers/clk/qcom/gcc-ipq5018.c 117 > 118 static const struct clk_parent_data gcc_xo_gpll0_out_main_div2[] = { 119 { .fw_name = "xo", .name = "xo", }, 120 { .fw_name = "gpll0_out_main_div2", .name = "gpll0_out_main_div2", }, 121 }; 122 > 123 static const struct parent_map gcc_xo_gpll0_out_main_div2_map[] = { 124 { P_XO, 0 }, 125 { P_GPLL0_DIV2, 1 }, 126 }; 127 128 static const struct clk_parent_data gcc_xo_gpll0_gpll4[] = { 129 { .fw_name = "xo", .name = "xo", }, 130 { .fw_name = "gpll0", .name = "gpll0", }, 131 { .fw_name = "gpll4", .name = "gpll4", }, 132 }; 133 134 static const struct parent_map gcc_xo_gpll0_gpll4_map[] = { 135 { P_XO, 0 }, 136 { P_GPLL0, 1 }, 137 { P_GPLL4, 2 }, 138 }; 139 140 static const struct clk_parent_data gcc_xo_gpll0_core_pi_sleep_clk[] = { 141 { .fw_name = "xo", .name = "xo", }, 142 { .fw_name = "gpll0", .name = "gpll0", }, 143 { .fw_name = "sleep_clk", .name = "sleep_clk", }, 144 }; 145 146 static const struct parent_map gcc_xo_gpll0_core_pi_sleep_clk_map[] = { 147 { P_XO, 0 }, 148 { P_GPLL0, 2 }, 149 { P_CORE_PI_SLEEP_CLK, 6 }, 150 }; 151 152 static const struct clk_parent_data gcc_xo_gpll0_gpll0_out_main_div2_sleep_clk[] = { 153 { .fw_name = "xo", .name = "xo", }, 154 { .fw_name = "gpll0", .name = "gpll0", }, 155 { .fw_name = "gpll0_out_main_div2", .name = "gpll0_out_main_div2", }, 156 { .fw_name = "sleep_clk", .name = "sleep_clk", }, 157 }; 158 159 static const struct parent_map gcc_xo_gpll0_gpll0_out_main_div2_sleep_clk_map[] = { 160 { P_XO, 0 }, 161 { P_GPLL0, 1 }, 162 { P_GPLL0_DIV2, 4 }, 163 { P_CORE_PI_SLEEP_CLK, 6 }, 164 }; 165 166 static const struct clk_parent_data gcc_xo_gpll0_gpll2_gpll0_out_main_div2[] = { 167 { .fw_name = "xo", .name = "xo", }, 168 { .fw_name = "gpll0", .name = "gpll0", }, 169 { .fw_name = "gpll2", .name = "gpll2", }, 170 { .fw_name = "gpll0_out_main_div2", .name = "gpll0_out_main_div2", }, 171 }; 172 173 static const struct parent_map gcc_xo_gpll0_gpll2_gpll0_out_main_div2_map[] = { 174 { P_XO, 0 }, 175 { P_GPLL0, 1 }, 176 { P_GPLL2, 2 }, 177 { P_GPLL0_DIV2, 4 }, 178 }; 179 180 static const struct clk_parent_data gcc_xo_gpll4_gpll0_gpll0_out_main_div2[] = { 181 { .fw_name = "xo", .name = "xo", }, 182 { .fw_name = "gpll4", .name = "gpll4", }, 183 { .fw_name = "gpll0", .name = "gpll0", }, 184 { .fw_name = "gpll0_out_main_div2", .name = "gpll0_out_main_div2", }, 185 }; 186 187 static const struct parent_map gcc_xo_gpll4_gpll0_gpll0_out_main_div2_map1[] = { 188 { P_XO, 0 }, 189 { P_GPLL4, 1 }, 190 { P_GPLL0, 2 }, 191 { P_GPLL0_DIV2, 4 }, 192 }; 193 194 static const struct parent_map gcc_xo_gpll4_gpll0_gpll0_out_main_div2_map2[] = { 195 { P_XO, 0 }, 196 { P_GPLL4, 1 }, 197 { P_GPLL0, 3 }, 198 { P_GPLL0_DIV2, 4 }, 199 }; 200 > 201 static const struct clk_parent_data gcc_xo_gpll0_gpll4_gpll2[] = { 202 { .fw_name = "xo", .name = "xo", }, 203 { .fw_name = "gpll0", .name = "gpll0", }, 204 { .fw_name = "gpll4", .name = "gpll4", }, 205 { .fw_name = "gpll2", .name = "gpll2", }, 206 }; 207 > 208 static const struct parent_map gcc_xo_gpll0_gpll4_gpll2_map[] = { 209 { P_XO, 0 }, 210 { P_GPLL0, 1 }, 211 { P_GPLL4, 3 }, 212 { P_GPLL2, 4 }, 213 }; 214 -- 0-DAY CI Kernel Test Service https://01.org/lkp _______________________________________________ linux-arm-kernel mailing list linux-arm-kernel@lists.infradead.org http://lists.infradead.org/mailman/listinfo/linux-arm-kernel