From: Johan Hovold <johan+linaro@kernel.org>
To: Bjorn Andersson <bjorn.andersson@linaro.org>
Cc: Andy Gross <agross@kernel.org>, Rob Herring <robh+dt@kernel.org>,
Krzysztof Kozlowski <krzysztof.kozlowski+dt@linaro.org>,
linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org,
linux-kernel@vger.kernel.org,
Johan Hovold <johan+linaro@kernel.org>
Subject: [PATCH 14/14] arm64: dts: qcom: msm8996: clean up PCIe PHY node
Date: Tue, 5 Jul 2022 13:40:32 +0200 [thread overview]
Message-ID: <20220705114032.22787-15-johan+linaro@kernel.org> (raw)
In-Reply-To: <20220705114032.22787-1-johan+linaro@kernel.org>
Clean up the PCIe PHY node by renaming the wrapper node and grouping the
child node properties.
Signed-off-by: Johan Hovold <johan+linaro@kernel.org>
---
arch/arm64/boot/dts/qcom/msm8996.dtsi | 27 +++++++++++++++++----------
1 file changed, 17 insertions(+), 10 deletions(-)
diff --git a/arch/arm64/boot/dts/qcom/msm8996.dtsi b/arch/arm64/boot/dts/qcom/msm8996.dtsi
index 16869bb7d625..98a4cad89e9f 100644
--- a/arch/arm64/boot/dts/qcom/msm8996.dtsi
+++ b/arch/arm64/boot/dts/qcom/msm8996.dtsi
@@ -585,7 +585,7 @@ soc: soc {
ranges = <0 0 0 0xffffffff>;
compatible = "simple-bus";
- pcie_phy: phy@34000 {
+ pcie_phy: phy-wrapper@34000 {
compatible = "qcom,msm8996-qmp-pcie-phy";
reg = <0x00034000 0x488>;
#address-cells = <1>;
@@ -601,48 +601,55 @@ pcie_phy: phy@34000 {
<&gcc GCC_PCIE_PHY_COM_BCR>,
<&gcc GCC_PCIE_PHY_COM_NOCSR_BCR>;
reset-names = "phy", "common", "cfg";
+
status = "disabled";
pciephy_0: phy@1000 {
reg = <0x1000 0x130>,
<0x1200 0x200>,
<0x1400 0x1dc>;
- #phy-cells = <0>;
- #clock-cells = <0>;
- clock-output-names = "pcie_0_pipe_clk_src";
clocks = <&gcc GCC_PCIE_0_PIPE_CLK>;
clock-names = "pipe0";
resets = <&gcc GCC_PCIE_0_PHY_BCR>;
reset-names = "lane0";
+
+ #clock-cells = <0>;
+ clock-output-names = "pcie_0_pipe_clk_src";
+
+ #phy-cells = <0>;
};
pciephy_1: phy@2000 {
reg = <0x2000 0x130>,
<0x2200 0x200>,
<0x2400 0x1dc>;
- #phy-cells = <0>;
- #clock-cells = <0>;
- clock-output-names = "pcie_1_pipe_clk_src";
clocks = <&gcc GCC_PCIE_1_PIPE_CLK>;
clock-names = "pipe1";
resets = <&gcc GCC_PCIE_1_PHY_BCR>;
reset-names = "lane1";
+
+ #clock-cells = <0>;
+ clock-output-names = "pcie_1_pipe_clk_src";
+
+ #phy-cells = <0>;
};
pciephy_2: phy@3000 {
reg = <0x3000 0x130>,
<0x3200 0x200>,
<0x3400 0x1dc>;
- #phy-cells = <0>;
- #clock-cells = <0>;
- clock-output-names = "pcie_2_pipe_clk_src";
clocks = <&gcc GCC_PCIE_2_PIPE_CLK>;
clock-names = "pipe2";
resets = <&gcc GCC_PCIE_2_PHY_BCR>;
reset-names = "lane2";
+
+ #clock-cells = <0>;
+ clock-output-names = "pcie_2_pipe_clk_src";
+
+ #phy-cells = <0>;
};
};
--
2.35.1
next prev parent reply other threads:[~2022-07-05 11:41 UTC|newest]
Thread overview: 30+ messages / expand[flat|nested] mbox.gz Atom feed top
2022-07-05 11:40 [PATCH 00/14] arm64: dts: qcom: QMP PHY fixes Johan Hovold
2022-07-05 11:40 ` [PATCH 01/14] arm64: dts: qcom: sc7280: drop PCIe PHY clock index Johan Hovold
2022-07-05 11:57 ` Dmitry Baryshkov
2022-07-05 12:42 ` Dmitry Baryshkov
2022-07-05 12:51 ` Johan Hovold
2022-07-05 12:57 ` Dmitry Baryshkov
2022-07-05 11:40 ` [PATCH 02/14] arm64: dts: qcom: sm8250: add missing PCIe PHY clock-cells Johan Hovold
2022-07-05 11:58 ` Dmitry Baryshkov
2022-07-05 12:42 ` Dmitry Baryshkov
2022-07-05 11:40 ` [PATCH 03/14] arm64: dts: qcom: ipq6018: drop USB PHY clock index Johan Hovold
2022-07-05 11:58 ` Dmitry Baryshkov
2022-07-05 11:40 ` [PATCH 04/14] arm64: dts: qcom: ipq8074: " Johan Hovold
2022-07-05 11:58 ` Dmitry Baryshkov
2022-07-05 11:40 ` [PATCH 05/14] arm64: dts: qcom: msm8996: " Johan Hovold
2022-07-05 11:40 ` [PATCH 06/14] arm64: dts: qcom: msm8998: " Johan Hovold
2022-07-05 13:03 ` Dmitry Baryshkov
2022-07-05 13:09 ` Dmitry Baryshkov
2022-07-07 6:46 ` Johan Hovold
2022-07-05 11:40 ` [PATCH 07/14] arm64: dts: qcom: sm8350: " Johan Hovold
2022-07-05 13:04 ` Dmitry Baryshkov
2022-07-05 11:40 ` [PATCH 08/14] arm64: dts: qcom: sm8450: " Johan Hovold
2022-07-05 11:40 ` [PATCH 09/14] arm64: dts: qcom: sc8280xp: drop UFS PHY clock-cells Johan Hovold
2022-07-05 13:06 ` Dmitry Baryshkov
2022-07-05 11:40 ` [PATCH 10/14] arm64: dts: qcom: sm8250: " Johan Hovold
2022-07-05 11:40 ` [PATCH 11/14] arm64: dts: qcom: sm8450: " Johan Hovold
2022-07-05 11:40 ` [PATCH 12/14] arm64: dts: qcom: msm8996: add missing PCIe " Johan Hovold
2022-07-05 11:40 ` [PATCH 13/14] arm64: dts: qcom: msm8996: use non-empty ranges for PCIe PHYs Johan Hovold
2022-07-05 13:07 ` Dmitry Baryshkov
2022-07-05 11:40 ` Johan Hovold [this message]
2022-07-07 2:46 ` [PATCH 00/14] arm64: dts: qcom: QMP PHY fixes Bjorn Andersson
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20220705114032.22787-15-johan+linaro@kernel.org \
--to=johan+linaro@kernel.org \
--cc=agross@kernel.org \
--cc=bjorn.andersson@linaro.org \
--cc=devicetree@vger.kernel.org \
--cc=krzysztof.kozlowski+dt@linaro.org \
--cc=linux-arm-msm@vger.kernel.org \
--cc=linux-kernel@vger.kernel.org \
--cc=robh+dt@kernel.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.