From: "B. Niedermayr" <benedikt.niedermayr@siemens.com>
To: <linux-omap@vger.kernel.org>, <devicetree@vger.kernel.org>
Cc: <rogerq@kernel.org>, <tony@atomide.com>,
<krzysztof.kozlowski@linaro.org>, <robh+dt@kernel.org>
Subject: [PATCH v5 3/3] dt-bindings: memory-controllers: gpmc-child: add wait-pin polarity
Date: Fri, 16 Sep 2022 14:07:49 +0200 [thread overview]
Message-ID: <20220916120749.2517727-4-benedikt.niedermayr@siemens.com> (raw)
In-Reply-To: <20220916120749.2517727-1-benedikt.niedermayr@siemens.com>
From: Benedikt Niedermayr <benedikt.niedermayr@siemens.com>
The GPMC controller has the ability to configure the polarity for the
wait pin. The current properties do not allow this configuration.
This binding directly configures the WAITPIN<X>POLARITY bit
in the GPMC_CONFIG register by setting the gpmc,wait-pin-polarity
dt-property.
Signed-off-by: Benedikt Niedermayr <benedikt.niedermayr@siemens.com>
---
.../bindings/memory-controllers/ti,gpmc-child.yaml | 7 +++++++
1 file changed, 7 insertions(+)
diff --git a/Documentation/devicetree/bindings/memory-controllers/ti,gpmc-child.yaml b/Documentation/devicetree/bindings/memory-controllers/ti,gpmc-child.yaml
index 6e3995bb1630..8e541acdb1ff 100644
--- a/Documentation/devicetree/bindings/memory-controllers/ti,gpmc-child.yaml
+++ b/Documentation/devicetree/bindings/memory-controllers/ti,gpmc-child.yaml
@@ -230,6 +230,13 @@ properties:
Wait-pin used by client. Must be less than "gpmc,num-waitpins".
$ref: /schemas/types.yaml#/definitions/uint32
+ gpmc,wait-pin-polarity:
+ description: |
+ Set the desired polarity for the selected wait pin.
+ 0 for active low, 1 for active high.
+ $ref: /schemas/types.yaml#/definitions/uint32
+ enum: [0, 1]
+
gpmc,wait-on-read:
description: Enables wait monitoring on reads.
type: boolean
--
2.34.1
next prev parent reply other threads:[~2022-09-16 12:08 UTC|newest]
Thread overview: 19+ messages / expand[flat|nested] mbox.gz Atom feed top
2022-09-16 12:07 [PATCH v5 0/3] gpmc wait-pin additions B. Niedermayr
2022-09-16 12:07 ` [PATCH v5 1/3] memory: omap-gpmc: allow shared wait pins B. Niedermayr
2022-09-19 9:34 ` Krzysztof Kozlowski
2022-09-19 12:37 ` Niedermayr, BENEDIKT
2022-09-20 7:33 ` Krzysztof Kozlowski
2022-09-16 12:07 ` [PATCH v5 2/3] memory: omap-gpmc: add support for wait pin polarity B. Niedermayr
2022-09-19 9:38 ` Krzysztof Kozlowski
2022-09-19 13:25 ` Niedermayr, BENEDIKT
2022-09-20 7:33 ` Roger Quadros
2022-09-20 7:39 ` Krzysztof Kozlowski
2022-09-20 9:13 ` Niedermayr, BENEDIKT
2022-09-20 9:47 ` Krzysztof Kozlowski
2022-09-20 10:12 ` Niedermayr, BENEDIKT
2022-09-20 11:23 ` Krzysztof Kozlowski
2022-09-20 12:17 ` Niedermayr, BENEDIKT
2022-09-20 15:27 ` Roger Quadros
2022-09-16 12:07 ` B. Niedermayr [this message]
2022-09-20 11:21 ` [PATCH v5 3/3] dt-bindings: memory-controllers: gpmc-child: add wait-pin polarity Krzysztof Kozlowski
2022-09-20 12:01 ` Niedermayr, BENEDIKT
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20220916120749.2517727-4-benedikt.niedermayr@siemens.com \
--to=benedikt.niedermayr@siemens.com \
--cc=devicetree@vger.kernel.org \
--cc=krzysztof.kozlowski@linaro.org \
--cc=linux-omap@vger.kernel.org \
--cc=robh+dt@kernel.org \
--cc=rogerq@kernel.org \
--cc=tony@atomide.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.