From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id 5CE06C3DA79 for ; Mon, 26 Dec 2022 09:58:12 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S231880AbiLZJ6L (ORCPT ); Mon, 26 Dec 2022 04:58:11 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:39536 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S229447AbiLZJ6E (ORCPT ); Mon, 26 Dec 2022 04:58:04 -0500 Received: from fllv0016.ext.ti.com (fllv0016.ext.ti.com [198.47.19.142]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 087F12603; Mon, 26 Dec 2022 01:58:02 -0800 (PST) Received: from lelv0266.itg.ti.com ([10.180.67.225]) by fllv0016.ext.ti.com (8.15.2/8.15.2) with ESMTP id 2BQ9vk6R078242; Mon, 26 Dec 2022 03:57:46 -0600 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=ti.com; s=ti-com-17Q1; t=1672048667; bh=iHhOUXpNSlhf+aIXB7cwH4ZQHQG6+xLFZJXmmofWBM8=; h=From:To:CC:Subject:Date; b=QLs8CJTcw7OO2+SIzSsESij60DuJnA6+1qwFCX6vT9twmSPXyp5HEN8R7pnfwVJzk czacw1K381uVNiUVG1QDKGZ65c8DNLVP+euEU9eGVUtzKi4psVndnyuz2ov1v6R257 DnugGubXoX57ytDRuSDsmcJSSgjRA0wkxCVBgAzk= Received: from DLEE108.ent.ti.com (dlee108.ent.ti.com [157.170.170.38]) by lelv0266.itg.ti.com (8.15.2/8.15.2) with ESMTPS id 2BQ9vk09112194 (version=TLSv1.2 cipher=AES256-GCM-SHA384 bits=256 verify=FAIL); Mon, 26 Dec 2022 03:57:46 -0600 Received: from DLEE115.ent.ti.com (157.170.170.26) by DLEE108.ent.ti.com (157.170.170.38) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2507.16; Mon, 26 Dec 2022 03:57:46 -0600 Received: from lelv0326.itg.ti.com (10.180.67.84) by DLEE115.ent.ti.com (157.170.170.26) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2507.16 via Frontend Transport; Mon, 26 Dec 2022 03:57:46 -0600 Received: from localhost (ileaxei01-snat.itg.ti.com [10.180.69.5]) by lelv0326.itg.ti.com (8.15.2/8.15.2) with ESMTP id 2BQ9vjCi003614; Mon, 26 Dec 2022 03:57:46 -0600 From: Aradhya Bhatia To: Michael Turquette , Stephen Boyd , Rob Herring , Krzysztof Kozlowski CC: Tomi Valkeinen , Samuel Holland , Maxime Ripard , Linux Clock List , Devicetree List , Linux Kernel List , Nishanth Menon , Vignesh Raghavendra , Devarsh Thakkar , Jai Luthra , Aradhya Bhatia Subject: [PATCH 0/2] Re-introduce parent clock-rate set for fixed-factor clock Date: Mon, 26 Dec 2022 15:27:43 +0530 Message-ID: <20221226095745.19757-1-a-bhatia1@ti.com> X-Mailer: git-send-email 2.39.0 MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Content-Type: text/plain X-EXCLAIMER-MD-CONFIG: e1e8a2fd-e40a-4ac6-ac9b-f7e9cc9ee180 Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Hi all, The support for configuring CLK_SET_RATE_PARENT flag for a few specific clocks was only used by the legacy Allwinner A10 sunxi clock, and the reason its compatible was dropped was that the code supporting the legacy sunxi platforms was removed (as the below-mentioned patch set highlights) and no other fixed factor clock needed to do the same. https://lore.kernel.org/lkml/20220531051742.43273-1-samuel@sholland.org/T/ The current patch series adds "ti,k3-am62-oldi-clk-div" (TI's display subsystem (DSS) clock for the 1st videoport (vp0) on the AM625 SoC) as a fixed factor clock and further, it also re-introduces the same support to set the CLK_SET_RATE_PARENT flag. Based on the clock-set request from DSS (equivalent to pixel frequency), this clock asks its parent for a serial clock (with 7 times the pixel frequrncy), which is required for the generation of serial LVDS signals. This clock thus requires the CLK_SET_RATE_PARENT flag to be set, in order to propagate the set clock-rate request to its parent clock. Aradhya Bhatia (2): dt-bindings: clock: fixed-factor: Add TI AM62 SoC OLDI clock clk: fixed-factor: Re-introduce support for clocks to set parent clock-rate .../devicetree/bindings/clock/fixed-factor-clock.yaml | 1 + drivers/clk/clk-fixed-factor.c | 11 ++++++++++- 2 files changed, 11 insertions(+), 1 deletion(-) -- 2.39.0