From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mx08-00178001.pphosted.com (mx08-00178001.pphosted.com [91.207.212.93]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 89D751448F3; Thu, 11 Apr 2024 09:26:14 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=91.207.212.93 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1712827576; cv=none; b=KhJHULvYxtOA5LcD74iU2rtpoZqAtg9P9ZTbOMBPgrZjSa38NDa/p533ES4JRPCmAQANjbWMlv0SnNpNUbEBhbAlcTY3nHzrr5ZXc9D9mA/1iAMYkrpgai+MUnx/fADdjL9xA3+XIR+GLKKryujhrMcxN3ZinbSct8+bomih28I= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1712827576; c=relaxed/simple; bh=L+d+xaGKMDRjxfwMS1NdPxMZ2kb1UDhhHPHP+NL94F4=; h=From:To:CC:Subject:Date:Message-ID:MIME-Version:Content-Type; b=RYkozGV1Bd2q2GXqDuDF+/Z1VxoMPWFc17/ZKCDXVzkQXS2OUxwQrn7Id+t4btlCd32L86xHuIKk0HZ1PWVct+pIgEYh801C1gJl9HM8bxAuXKsAoT9oOS0hbe6F6wyUk+mvYEf/HGYpqBqeiFrdaZEqZYYEcmexI8dW3MdQPis= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=foss.st.com; spf=pass smtp.mailfrom=foss.st.com; dkim=pass (2048-bit key) header.d=foss.st.com header.i=@foss.st.com header.b=WNIMdB3n; arc=none smtp.client-ip=91.207.212.93 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=foss.st.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=foss.st.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=foss.st.com header.i=@foss.st.com header.b="WNIMdB3n" Received: from pps.filterd (m0369457.ppops.net [127.0.0.1]) by mx07-00178001.pphosted.com (8.17.1.24/8.17.1.24) with ESMTP id 43B6WJFA006804; Thu, 11 Apr 2024 11:25:53 +0200 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=foss.st.com; h= from:to:cc:subject:date:message-id:mime-version :content-transfer-encoding:content-type; s=selector1; bh=tZnJjqF SgsoYbTACjslhxX5SkAYBFRzPcl0O90k3qx8=; b=WNIMdB3neBdjouypfP3yOsD E2rJ/8d0+Wz2buDJQeGIG4EW/HCxbRYDXPLqOyzE36tvdjYzxMwocWxs6gmAIXvd fJHG6Cy6iwlHBMV4ztogJe4uJDE+PpTFPtiTX+ojb0Fk5quIccoaJWxfDcTiEzNL HS1wEdZ8xyr/Kusf4FDFdaieMwcnXfv1xvMDhj+317uYRO+Q4TFehcnJCItRl3rs Mea1rgaXhtKRBWdCQb2FF/2dC4BdX0cqJIgLYZ3CR7QDjxwQBkoPGj6kt1WVjxS8 0NmdOjG8rlrQMtGHCmvOIDSWHJKY0KXvG979Kw2VclZwzonN2hgfrNMH4QGWGTw= = Received: from beta.dmz-ap.st.com (beta.dmz-ap.st.com [138.198.100.35]) by mx07-00178001.pphosted.com (PPS) with ESMTPS id 3xbhbja0ue-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Thu, 11 Apr 2024 11:25:53 +0200 (MEST) Received: from euls16034.sgp.st.com (euls16034.sgp.st.com [10.75.44.20]) by beta.dmz-ap.st.com (STMicroelectronics) with ESMTP id 5769840046; Thu, 11 Apr 2024 11:25:49 +0200 (CEST) Received: from Webmail-eu.st.com (shfdag1node1.st.com [10.75.129.69]) by euls16034.sgp.st.com (STMicroelectronics) with ESMTP id AB488212FB2; Thu, 11 Apr 2024 11:24:59 +0200 (CEST) Received: from localhost (10.48.86.110) by SHFDAG1NODE1.st.com (10.75.129.69) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2507.27; Thu, 11 Apr 2024 11:24:59 +0200 From: To: Michael Turquette , Stephen Boyd , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Maxime Coquelin , Alexandre Torgue , Philipp Zabel , Gabriel Fernandez CC: , , , , Subject: [PATCH v11 0/4] Introduce STM32MP257 clock driver Date: Thu, 11 Apr 2024 11:24:49 +0200 Message-ID: <20240411092453.243633-1-gabriel.fernandez@foss.st.com> X-Mailer: git-send-email 2.25.1 Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Content-Type: text/plain X-ClientProxiedBy: SHFCAS1NODE2.st.com (10.75.129.73) To SHFDAG1NODE1.st.com (10.75.129.69) X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1011,Hydra:6.0.619,FMLib:17.11.176.26 definitions=2024-04-11_03,2024-04-09_01,2023-05-22_02 From: Gabriel Fernandez v11: - modify or eliminate certain #include directives in the RCC drivers - drop useless WARN_ON - change commit title of dt-binding patch v10: - patch 'dt-bindings: stm32: update DT bingding for stm32mp25' - cosmetic change (add change blank line) to YAML documentation - rename USB2 into USBH to be compliant with last Reference Manuel - Update commit message cant't add 'Acked-by: Conor Dooley ' because modification above - patch 'clk: stm32: introduce clocks for STM32MP257 platform' - rename USB2 into USBH to be compliant with last Reference Manuel - cosmetic changes to be aligned with open parenthesis. v9: base on next-20240207 - update dt binding documentation with v8 modidification on RCC driver (use .index of clk_parent_data struct to define a parent) - rebase patch "arm64: dts: st: add rcc support for STM32MP25" with next-20240207 tag v8: - use .index of clk_parent_data struct to define a parent - remove unnecessary dependency check with SCMI clock driver - convert to platform device APIs - convert to devm_of_clk_add_hw_provider() - convert single value enum to a define v7: base on next-20231219 - These patches below are applied to clk-next: clk: stm32mp1: move stm32mp1 clock driver into stm32 directory clk: stm32mp1: use stm32mp13 reset driver dt-bindings: stm32: add clocks and reset binding for stm32mp25 - remove unnecessary includes - migrate clock parents to struct clk_parent_data and remove CLK_STM32_XXX() macros to have a more readble code - use platform device APIs (devm_of_iomap() instead of_iomap()) - move content of stm32mp25_rcc_init() to stm32mp25_rcc_clocks_probe() - simply get_clock_deps() - add const to stm32mp25_data struct - remove ck_icn_p_serc clock (will be integrate later with security management) v6: - remove useless defines in drivers/clk/stm32/stm32mp25_rcc.h v5: - Fix sparse warnings: was not declared. Should it be static? drivers/clk/stm32/clk-stm32mp13.c:1516:29: symbol 'stm32mp13_reset_data' drivers/clk/stm32/clk-stm32mp1.c:2148:29: symbol 'stm32mp1_reset_data' drivers/clk/stm32/clk-stm32mp25.c:1003:5: symbol 'stm32mp25_cpt_gate' drivers/clk/stm32/clk-stm32mp25.c:1005:29: symbol 'stm32mp25_clock_data' drivers/clk/stm32/clk-stm32mp25.c:1011:29: symbol 'stm32mp25_reset_data' v4: - use GPL-2.0-only OR BSD-2-Clause for clock and reset binding files - use quotes ' for #clock-cells and #reset-cells in YAML documentation - reset binding start now to 0 instead 1 - improve management of reset lines that are not managed v3: - from Rob Herring change clock item description in YAML documentation v2: - rework reset binding (use ID witch start from 0) - rework reset driver to manage STM32MP13 / STM32MP15 / STM32MP25 - rework YAML documentation Gabriel Fernandez (4): clk: stm32mp13: use platform device APIs dt-bindings: clocks: stm32mp25: add description of all parents clk: stm32: introduce clocks for STM32MP257 platform arm64: dts: st: add rcc support for STM32MP25 .../bindings/clock/st,stm32mp25-rcc.yaml | 170 +- arch/arm64/boot/dts/st/stm32mp251.dtsi | 144 +- arch/arm64/boot/dts/st/stm32mp255.dtsi | 4 +- drivers/clk/stm32/Kconfig | 7 + drivers/clk/stm32/Makefile | 1 + drivers/clk/stm32/clk-stm32-core.c | 11 +- drivers/clk/stm32/clk-stm32mp13.c | 72 +- drivers/clk/stm32/clk-stm32mp25.c | 1875 +++++++++++++++++ drivers/clk/stm32/reset-stm32.c | 59 +- drivers/clk/stm32/reset-stm32.h | 7 + drivers/clk/stm32/stm32mp25_rcc.h | 712 +++++++ include/dt-bindings/reset/st,stm32mp25-rcc.h | 2 +- 12 files changed, 2922 insertions(+), 142 deletions(-) create mode 100644 drivers/clk/stm32/clk-stm32mp25.c create mode 100644 drivers/clk/stm32/stm32mp25_rcc.h -- 2.25.1 From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id 9496BCD1292 for ; Thu, 11 Apr 2024 09:26:33 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20210309; h=Sender: Content-Transfer-Encoding:Content-Type:List-Subscribe:List-Help:List-Post: List-Archive:List-Unsubscribe:List-Id:MIME-Version:Message-ID:Date:Subject:CC :To:From:Reply-To:Content-ID:Content-Description:Resent-Date:Resent-From: Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID:In-Reply-To:References: List-Owner; bh=4bzDR5XppMre1M2W+oJ4jxXmLi1brpNDajPhRwJ3c2s=; b=XlERBrS3FCEodj LlPpdKXTMbqFvanb4Zt4p+DH6hOfiupj6WkFBYYF1u7zZvN9RCKMbMKxmNXv4m1KlbfwJvwNGk9k2 3s//Sqd0lcCcoFR3VJZkMCK8XKk9htw+VPgAI1wO6fcC1fpaBScYCQHYLtkoV8SZ0xbioCy/YmrES 4AOat59sS9o3bjjBmA+At2TRn9XYiJcSX1MN3hsjMBID32hHJzcNzg/ak1UWYNoPz3p1uZo/+z8Ra /A5XU0LOWBye8zfFpX42nqVhQdlDRigAjSfXVVD+aJOSe0Mj4wxdz5qcJp5ksxV4azLJZgHClTvFt pUlUo32ha2QcpF43BM/w==; Received: from localhost ([::1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.97.1 #2 (Red Hat Linux)) id 1ruqhF-0000000BJOZ-0w9C; Thu, 11 Apr 2024 09:26:17 +0000 Received: from mx08-00178001.pphosted.com ([91.207.212.93]) by bombadil.infradead.org with esmtps (Exim 4.97.1 #2 (Red Hat Linux)) id 1ruqh2-0000000BJGV-0rk9 for linux-arm-kernel@lists.infradead.org; Thu, 11 Apr 2024 09:26:09 +0000 Received: from pps.filterd (m0369457.ppops.net [127.0.0.1]) by mx07-00178001.pphosted.com (8.17.1.24/8.17.1.24) with ESMTP id 43B6WJFA006804; Thu, 11 Apr 2024 11:25:53 +0200 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=foss.st.com; h= from:to:cc:subject:date:message-id:mime-version :content-transfer-encoding:content-type; s=selector1; bh=tZnJjqF SgsoYbTACjslhxX5SkAYBFRzPcl0O90k3qx8=; b=WNIMdB3neBdjouypfP3yOsD E2rJ/8d0+Wz2buDJQeGIG4EW/HCxbRYDXPLqOyzE36tvdjYzxMwocWxs6gmAIXvd fJHG6Cy6iwlHBMV4ztogJe4uJDE+PpTFPtiTX+ojb0Fk5quIccoaJWxfDcTiEzNL HS1wEdZ8xyr/Kusf4FDFdaieMwcnXfv1xvMDhj+317uYRO+Q4TFehcnJCItRl3rs Mea1rgaXhtKRBWdCQb2FF/2dC4BdX0cqJIgLYZ3CR7QDjxwQBkoPGj6kt1WVjxS8 0NmdOjG8rlrQMtGHCmvOIDSWHJKY0KXvG979Kw2VclZwzonN2hgfrNMH4QGWGTw= = Received: from beta.dmz-ap.st.com (beta.dmz-ap.st.com [138.198.100.35]) by mx07-00178001.pphosted.com (PPS) with ESMTPS id 3xbhbja0ue-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Thu, 11 Apr 2024 11:25:53 +0200 (MEST) Received: from euls16034.sgp.st.com (euls16034.sgp.st.com [10.75.44.20]) by beta.dmz-ap.st.com (STMicroelectronics) with ESMTP id 5769840046; Thu, 11 Apr 2024 11:25:49 +0200 (CEST) Received: from Webmail-eu.st.com (shfdag1node1.st.com [10.75.129.69]) by euls16034.sgp.st.com (STMicroelectronics) with ESMTP id AB488212FB2; Thu, 11 Apr 2024 11:24:59 +0200 (CEST) Received: from localhost (10.48.86.110) by SHFDAG1NODE1.st.com (10.75.129.69) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2507.27; Thu, 11 Apr 2024 11:24:59 +0200 From: To: Michael Turquette , Stephen Boyd , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Maxime Coquelin , Alexandre Torgue , Philipp Zabel , Gabriel Fernandez CC: , , , , Subject: [PATCH v11 0/4] Introduce STM32MP257 clock driver Date: Thu, 11 Apr 2024 11:24:49 +0200 Message-ID: <20240411092453.243633-1-gabriel.fernandez@foss.st.com> X-Mailer: git-send-email 2.25.1 MIME-Version: 1.0 X-Originating-IP: [10.48.86.110] X-ClientProxiedBy: SHFCAS1NODE2.st.com (10.75.129.73) To SHFDAG1NODE1.st.com (10.75.129.69) X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1011,Hydra:6.0.619,FMLib:17.11.176.26 definitions=2024-04-11_03,2024-04-09_01,2023-05-22_02 X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20240411_022604_590765_D2DB9ADA X-CRM114-Status: GOOD ( 15.71 ) X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.34 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Content-Type: text/plain; charset="us-ascii" Content-Transfer-Encoding: 7bit Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org From: Gabriel Fernandez v11: - modify or eliminate certain #include directives in the RCC drivers - drop useless WARN_ON - change commit title of dt-binding patch v10: - patch 'dt-bindings: stm32: update DT bingding for stm32mp25' - cosmetic change (add change blank line) to YAML documentation - rename USB2 into USBH to be compliant with last Reference Manuel - Update commit message cant't add 'Acked-by: Conor Dooley ' because modification above - patch 'clk: stm32: introduce clocks for STM32MP257 platform' - rename USB2 into USBH to be compliant with last Reference Manuel - cosmetic changes to be aligned with open parenthesis. v9: base on next-20240207 - update dt binding documentation with v8 modidification on RCC driver (use .index of clk_parent_data struct to define a parent) - rebase patch "arm64: dts: st: add rcc support for STM32MP25" with next-20240207 tag v8: - use .index of clk_parent_data struct to define a parent - remove unnecessary dependency check with SCMI clock driver - convert to platform device APIs - convert to devm_of_clk_add_hw_provider() - convert single value enum to a define v7: base on next-20231219 - These patches below are applied to clk-next: clk: stm32mp1: move stm32mp1 clock driver into stm32 directory clk: stm32mp1: use stm32mp13 reset driver dt-bindings: stm32: add clocks and reset binding for stm32mp25 - remove unnecessary includes - migrate clock parents to struct clk_parent_data and remove CLK_STM32_XXX() macros to have a more readble code - use platform device APIs (devm_of_iomap() instead of_iomap()) - move content of stm32mp25_rcc_init() to stm32mp25_rcc_clocks_probe() - simply get_clock_deps() - add const to stm32mp25_data struct - remove ck_icn_p_serc clock (will be integrate later with security management) v6: - remove useless defines in drivers/clk/stm32/stm32mp25_rcc.h v5: - Fix sparse warnings: was not declared. Should it be static? drivers/clk/stm32/clk-stm32mp13.c:1516:29: symbol 'stm32mp13_reset_data' drivers/clk/stm32/clk-stm32mp1.c:2148:29: symbol 'stm32mp1_reset_data' drivers/clk/stm32/clk-stm32mp25.c:1003:5: symbol 'stm32mp25_cpt_gate' drivers/clk/stm32/clk-stm32mp25.c:1005:29: symbol 'stm32mp25_clock_data' drivers/clk/stm32/clk-stm32mp25.c:1011:29: symbol 'stm32mp25_reset_data' v4: - use GPL-2.0-only OR BSD-2-Clause for clock and reset binding files - use quotes ' for #clock-cells and #reset-cells in YAML documentation - reset binding start now to 0 instead 1 - improve management of reset lines that are not managed v3: - from Rob Herring change clock item description in YAML documentation v2: - rework reset binding (use ID witch start from 0) - rework reset driver to manage STM32MP13 / STM32MP15 / STM32MP25 - rework YAML documentation Gabriel Fernandez (4): clk: stm32mp13: use platform device APIs dt-bindings: clocks: stm32mp25: add description of all parents clk: stm32: introduce clocks for STM32MP257 platform arm64: dts: st: add rcc support for STM32MP25 .../bindings/clock/st,stm32mp25-rcc.yaml | 170 +- arch/arm64/boot/dts/st/stm32mp251.dtsi | 144 +- arch/arm64/boot/dts/st/stm32mp255.dtsi | 4 +- drivers/clk/stm32/Kconfig | 7 + drivers/clk/stm32/Makefile | 1 + drivers/clk/stm32/clk-stm32-core.c | 11 +- drivers/clk/stm32/clk-stm32mp13.c | 72 +- drivers/clk/stm32/clk-stm32mp25.c | 1875 +++++++++++++++++ drivers/clk/stm32/reset-stm32.c | 59 +- drivers/clk/stm32/reset-stm32.h | 7 + drivers/clk/stm32/stm32mp25_rcc.h | 712 +++++++ include/dt-bindings/reset/st,stm32mp25-rcc.h | 2 +- 12 files changed, 2922 insertions(+), 142 deletions(-) create mode 100644 drivers/clk/stm32/clk-stm32mp25.c create mode 100644 drivers/clk/stm32/stm32mp25_rcc.h -- 2.25.1 _______________________________________________ linux-arm-kernel mailing list linux-arm-kernel@lists.infradead.org http://lists.infradead.org/mailman/listinfo/linux-arm-kernel