From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-2.2 required=3.0 tests=HEADER_FROM_DIFFERENT_DOMAINS, MAILING_LIST_MULTI,SPF_HELO_NONE,SPF_PASS,UNPARSEABLE_RELAY,USER_AGENT_SANE_1 autolearn=no autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id 8B810C47255 for ; Mon, 11 May 2020 05:43:53 +0000 (UTC) Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by mail.kernel.org (Postfix) with ESMTP id 6C08F206D9 for ; Mon, 11 May 2020 05:43:53 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1727995AbgEKFnw (ORCPT ); Mon, 11 May 2020 01:43:52 -0400 Received: from bhuna.collabora.co.uk ([46.235.227.227]:45572 "EHLO bhuna.collabora.co.uk" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1725916AbgEKFnw (ORCPT ); Mon, 11 May 2020 01:43:52 -0400 Received: from [127.0.0.1] (localhost [127.0.0.1]) (Authenticated sender: tomeu) with ESMTPSA id 682772A02BF Subject: Re: [PATCH 00/15][RFC] Add regulator devfreq support to Panfrost To: =?UTF-8?B?Q2zDqW1lbnQgUMOpcm9u?= , Rob Herring , Steven Price , Alyssa Rosenzweig , Viresh Kumar , Nishanth Menon , Stephen Boyd , Maxime Ripard , Chen-Yu Tsai Cc: dri-devel@lists.freedesktop.org, linux-kernel@vger.kernel.org References: <20200510165538.19720-1-peron.clem@gmail.com> From: Tomeu Vizoso Message-ID: <20af7963-1d5a-d274-a46e-ca9a287d745a@collabora.com> Date: Mon, 11 May 2020 07:43:47 +0200 User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:68.0) Gecko/20100101 Thunderbird/68.2.2 MIME-Version: 1.0 In-Reply-To: <20200510165538.19720-1-peron.clem@gmail.com> Content-Type: text/plain; charset=utf-8; format=flowed Content-Language: en-US Content-Transfer-Encoding: 8bit Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On 5/10/20 6:55 PM, Clément Péron wrote: > Hi, > > This serie cleans and adds regulator support to Panfrost devfreq. > This is mostly based on comment for the freshly introduced lima > devfreq. > > We need to add regulator support because on Allwinner the GPU OPP > table defines both frequencies and voltages. > > First patches [01-08] should not change the actual behavior > and introduce a proper panfrost_devfreq struct. > > Fatches after are WIP and add regulator support. > > However I got several issues first we need to avoid getting regulator > if devfreq get by itself the regulator, but as of today the OPP > framework only get and don't enable the regulator... > An HACK for now is to add regulator-always-on in the device-tree. > > Then when I enable devfreq I got several faults like. > I'm totally noob on GPU sched/fault and couldn't be helpfull with this. Do you know at which frequencies do the faults happen? From what I can see, it's just the GPU behaving erratically, and the CPU reading random values from the GPU registers. Given the subject of this series, I guess the GPU isn't getting enough power. There could be a problem with the OPP table, might be a good idea to see what levels are problematic and try with a more conservative table. Besides that, there could be a problem with clock frequency changes, or voltage changes. It may take some time for the final state to be stable, depending how the regulation happens. Thanks, Tomeu > I got this running glmark2 on T720 (Allwinner H6) with Mesa 20.0.5. > # glmark2-es2-drm > ======================================================= > glmark2 2017.07 > ======================================================= > OpenGL Information > GL_VENDOR: Panfrost > GL_RENDERER: Mali T720 (Panfrost) > GL_VERSION: OpenGL ES 2.0 Mesa 20.0.5 > ======================================================= > > [ 93.550063] panfrost 1800000.gpu: GPU Fault 0x00000088 (UNKNOWN) at 0x0000000080117100 > [ 94.045401] panfrost 1800000.gpu: gpu sched timeout, js=0, config=0x3700, status=0x8, head=0x21d6c00, tail=0x21d6c00, sched_job=00000000e3c2132f > > [ 328.871070] panfrost 1800000.gpu: Unhandled Page fault in AS0 at VA 0x0000000000000000 > [ 328.871070] Reason: TODO > [ 328.871070] raw fault status: 0xAA0003C2 > [ 328.871070] decoded fault status: SLAVE FAULT > [ 328.871070] exception type 0xC2: TRANSLATION_FAULT_LEVEL2 > [ 328.871070] access type 0x3: WRITE > [ 328.871070] source id 0xAA00 > [ 329.373327] panfrost 1800000.gpu: gpu sched timeout, js=1, config=0x3700, status=0x8, head=0xa1a4900, tail=0xa1a4900, sched_job=000000007ac31097 > [ 329.386527] panfrost 1800000.gpu: js fault, js=0, status=DATA_INVALID_FAULT, head=0xa1a4c00, tail=0xa1a4c00 > [ 329.396293] panfrost 1800000.gpu: gpu sched timeout, js=0, config=0x3700, status=0x58, head=0xa1a4c00, tail=0xa1a4c00, sched_job=0000000004c90381 > [ 329.411521] panfrost 1800000.gpu: Unhandled Page fault in AS0 at VA 0x0000000000000000 > [ 329.411521] Reason: TODO > [ 329.411521] raw fault status: 0xAA0003C2 > [ 329.411521] decoded fault status: SLAVE FAULT > [ 329.411521] exception type 0xC2: TRANSLATION_FAULT_LEVEL2 > [ 329.411521] access type 0x3: WRITE > [ 329.411521] source id 0xAA00 > > Thanks for your reviews, help on this serie, > Clement > > Clément Péron (15): > drm/panfrost: avoid static declaration > drm/panfrost: clean headers in devfreq > drm/panfrost: don't use pfdevfreq.busy_count to know if hw is idle > drm/panfrost: introduce panfrost_devfreq struct > drm/panfrost: use spinlock instead of atomic > drm/panfrost: properly handle error in probe > drm/panfrost: use device_property_present to check for OPP > drm/panfrost: move devfreq_init()/fini() in device > drm/panfrost: dynamically alloc regulators > drm/panfrost: add regulators to devfreq > drm/panfrost: set devfreq clock name > arm64: defconfig: Enable devfreq cooling device > arm64: dts: allwinner: h6: Add cooling map for GPU > [DO NOT MERGE] arm64: dts: allwinner: h6: Add GPU OPP table > [DO NOT MERGE] arm64: dts: allwinner: force GPU regulator to be always > > .../dts/allwinner/sun50i-h6-beelink-gs1.dts | 1 + > arch/arm64/boot/dts/allwinner/sun50i-h6.dtsi | 102 ++++++++++ > arch/arm64/configs/defconfig | 1 + > drivers/gpu/drm/panfrost/panfrost_devfreq.c | 190 ++++++++++++------ > drivers/gpu/drm/panfrost/panfrost_devfreq.h | 32 ++- > drivers/gpu/drm/panfrost/panfrost_device.c | 56 ++++-- > drivers/gpu/drm/panfrost/panfrost_device.h | 14 +- > drivers/gpu/drm/panfrost/panfrost_drv.c | 15 +- > drivers/gpu/drm/panfrost/panfrost_job.c | 10 +- > 9 files changed, 310 insertions(+), 111 deletions(-) > From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-2.2 required=3.0 tests=HEADER_FROM_DIFFERENT_DOMAINS, MAILING_LIST_MULTI,SPF_HELO_NONE,SPF_PASS,UNPARSEABLE_RELAY,USER_AGENT_SANE_1 autolearn=no autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id 24280C54E8E for ; Mon, 11 May 2020 05:43:54 +0000 (UTC) Received: from gabe.freedesktop.org (gabe.freedesktop.org [131.252.210.177]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by mail.kernel.org (Postfix) with ESMTPS id F2618206D9 for ; Mon, 11 May 2020 05:43:53 +0000 (UTC) DMARC-Filter: OpenDMARC Filter v1.3.2 mail.kernel.org F2618206D9 Authentication-Results: mail.kernel.org; dmarc=fail (p=none dis=none) header.from=collabora.com Authentication-Results: mail.kernel.org; spf=none smtp.mailfrom=dri-devel-bounces@lists.freedesktop.org Received: from gabe.freedesktop.org (localhost [127.0.0.1]) by gabe.freedesktop.org (Postfix) with ESMTP id 24C946E16B; Mon, 11 May 2020 05:43:53 +0000 (UTC) Received: from bhuna.collabora.co.uk (bhuna.collabora.co.uk [46.235.227.227]) by gabe.freedesktop.org (Postfix) with ESMTPS id 70C306E16B for ; Mon, 11 May 2020 05:43:51 +0000 (UTC) Received: from [127.0.0.1] (localhost [127.0.0.1]) (Authenticated sender: tomeu) with ESMTPSA id 682772A02BF Subject: Re: [PATCH 00/15][RFC] Add regulator devfreq support to Panfrost To: =?UTF-8?B?Q2zDqW1lbnQgUMOpcm9u?= , Rob Herring , Steven Price , Alyssa Rosenzweig , Viresh Kumar , Nishanth Menon , Stephen Boyd , Maxime Ripard , Chen-Yu Tsai References: <20200510165538.19720-1-peron.clem@gmail.com> From: Tomeu Vizoso Message-ID: <20af7963-1d5a-d274-a46e-ca9a287d745a@collabora.com> Date: Mon, 11 May 2020 07:43:47 +0200 User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:68.0) Gecko/20100101 Thunderbird/68.2.2 MIME-Version: 1.0 In-Reply-To: <20200510165538.19720-1-peron.clem@gmail.com> Content-Language: en-US X-BeenThere: dri-devel@lists.freedesktop.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: Direct Rendering Infrastructure - Development List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: linux-kernel@vger.kernel.org, dri-devel@lists.freedesktop.org Content-Transfer-Encoding: base64 Content-Type: text/plain; charset="utf-8"; Format="flowed" Errors-To: dri-devel-bounces@lists.freedesktop.org Sender: "dri-devel" T24gNS8xMC8yMCA2OjU1IFBNLCBDbMOpbWVudCBQw6lyb24gd3JvdGU6Cj4gSGksCj4gCj4gVGhp cyBzZXJpZSBjbGVhbnMgYW5kIGFkZHMgcmVndWxhdG9yIHN1cHBvcnQgdG8gUGFuZnJvc3QgZGV2 ZnJlcS4KPiBUaGlzIGlzIG1vc3RseSBiYXNlZCBvbiBjb21tZW50IGZvciB0aGUgZnJlc2hseSBp bnRyb2R1Y2VkIGxpbWEKPiBkZXZmcmVxLgo+IAo+IFdlIG5lZWQgdG8gYWRkIHJlZ3VsYXRvciBz dXBwb3J0IGJlY2F1c2Ugb24gQWxsd2lubmVyIHRoZSBHUFUgT1BQCj4gdGFibGUgZGVmaW5lcyBi b3RoIGZyZXF1ZW5jaWVzIGFuZCB2b2x0YWdlcy4KPiAKPiBGaXJzdCBwYXRjaGVzIFswMS0wOF0g c2hvdWxkIG5vdCBjaGFuZ2UgdGhlIGFjdHVhbCBiZWhhdmlvcgo+IGFuZCBpbnRyb2R1Y2UgYSBw cm9wZXIgcGFuZnJvc3RfZGV2ZnJlcSBzdHJ1Y3QuCj4gCj4gRmF0Y2hlcyBhZnRlciBhcmUgV0lQ IGFuZCBhZGQgcmVndWxhdG9yIHN1cHBvcnQuCj4gCj4gSG93ZXZlciBJIGdvdCBzZXZlcmFsIGlz c3VlcyBmaXJzdCB3ZSBuZWVkIHRvIGF2b2lkIGdldHRpbmcgcmVndWxhdG9yCj4gaWYgZGV2ZnJl cSBnZXQgYnkgaXRzZWxmIHRoZSByZWd1bGF0b3IsIGJ1dCBhcyBvZiB0b2RheSB0aGUgT1BQCj4g ZnJhbWV3b3JrIG9ubHkgZ2V0IGFuZCBkb24ndCBlbmFibGUgdGhlIHJlZ3VsYXRvci4uLgo+IEFu IEhBQ0sgZm9yIG5vdyBpcyB0byBhZGQgcmVndWxhdG9yLWFsd2F5cy1vbiBpbiB0aGUgZGV2aWNl LXRyZWUuCj4gCj4gVGhlbiB3aGVuIEkgZW5hYmxlIGRldmZyZXEgSSBnb3Qgc2V2ZXJhbCBmYXVs dHMgbGlrZS4KPiBJJ20gdG90YWxseSBub29iIG9uIEdQVSBzY2hlZC9mYXVsdCBhbmQgY291bGRu J3QgYmUgaGVscGZ1bGwgd2l0aCB0aGlzLgoKRG8geW91IGtub3cgYXQgd2hpY2ggZnJlcXVlbmNp ZXMgZG8gdGhlIGZhdWx0cyBoYXBwZW4/IEZyb20gd2hhdCBJIGNhbiAKc2VlLCBpdCdzIGp1c3Qg dGhlIEdQVSBiZWhhdmluZyBlcnJhdGljYWxseSwgYW5kIHRoZSBDUFUgcmVhZGluZyByYW5kb20g CnZhbHVlcyBmcm9tIHRoZSBHUFUgcmVnaXN0ZXJzLiBHaXZlbiB0aGUgc3ViamVjdCBvZiB0aGlz IHNlcmllcywgSSBndWVzcyAKdGhlIEdQVSBpc24ndCBnZXR0aW5nIGVub3VnaCBwb3dlci4KClRo ZXJlIGNvdWxkIGJlIGEgcHJvYmxlbSB3aXRoIHRoZSBPUFAgdGFibGUsIG1pZ2h0IGJlIGEgZ29v ZCBpZGVhIHRvIHNlZSAKd2hhdCBsZXZlbHMgYXJlIHByb2JsZW1hdGljIGFuZCB0cnkgd2l0aCBh IG1vcmUgY29uc2VydmF0aXZlIHRhYmxlLgoKQmVzaWRlcyB0aGF0LCB0aGVyZSBjb3VsZCBiZSBh IHByb2JsZW0gd2l0aCBjbG9jayBmcmVxdWVuY3kgY2hhbmdlcywgb3IgCnZvbHRhZ2UgY2hhbmdl cy4gSXQgbWF5IHRha2Ugc29tZSB0aW1lIGZvciB0aGUgZmluYWwgc3RhdGUgdG8gYmUgc3RhYmxl LCAKZGVwZW5kaW5nIGhvdyB0aGUgcmVndWxhdGlvbiBoYXBwZW5zLgoKVGhhbmtzLAoKVG9tZXUK CgoKCj4gSSBnb3QgdGhpcyBydW5uaW5nIGdsbWFyazIgb24gVDcyMCAoQWxsd2lubmVyIEg2KSB3 aXRoIE1lc2EgMjAuMC41Lgo+ICMgZ2xtYXJrMi1lczItZHJtCj4gPT09PT09PT09PT09PT09PT09 PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PQo+ICAgICAgZ2xtYXJrMiAyMDE3 LjA3Cj4gPT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09 PT09PQo+ICAgICAgT3BlbkdMIEluZm9ybWF0aW9uCj4gICAgICBHTF9WRU5ET1I6ICAgICBQYW5m cm9zdAo+ICAgICAgR0xfUkVOREVSRVI6ICAgTWFsaSBUNzIwIChQYW5mcm9zdCkKPiAgICAgIEdM X1ZFUlNJT046ICAgIE9wZW5HTCBFUyAyLjAgTWVzYSAyMC4wLjUKPiA9PT09PT09PT09PT09PT09 PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09Cj4gCj4gWyAgIDkzLjU1MDA2 M10gcGFuZnJvc3QgMTgwMDAwMC5ncHU6IEdQVSBGYXVsdCAweDAwMDAwMDg4IChVTktOT1dOKSBh dCAweDAwMDAwMDAwODAxMTcxMDAKPiBbICAgOTQuMDQ1NDAxXSBwYW5mcm9zdCAxODAwMDAwLmdw dTogZ3B1IHNjaGVkIHRpbWVvdXQsIGpzPTAsIGNvbmZpZz0weDM3MDAsIHN0YXR1cz0weDgsIGhl YWQ9MHgyMWQ2YzAwLCB0YWlsPTB4MjFkNmMwMCwgc2NoZWRfam9iPTAwMDAwMDAwZTNjMjEzMmYK PiAKPiBbICAzMjguODcxMDcwXSBwYW5mcm9zdCAxODAwMDAwLmdwdTogVW5oYW5kbGVkIFBhZ2Ug ZmF1bHQgaW4gQVMwIGF0IFZBIDB4MDAwMDAwMDAwMDAwMDAwMAo+IFsgIDMyOC44NzEwNzBdIFJl YXNvbjogVE9ETwo+IFsgIDMyOC44NzEwNzBdIHJhdyBmYXVsdCBzdGF0dXM6IDB4QUEwMDAzQzIK PiBbICAzMjguODcxMDcwXSBkZWNvZGVkIGZhdWx0IHN0YXR1czogU0xBVkUgRkFVTFQKPiBbICAz MjguODcxMDcwXSBleGNlcHRpb24gdHlwZSAweEMyOiBUUkFOU0xBVElPTl9GQVVMVF9MRVZFTDIK PiBbICAzMjguODcxMDcwXSBhY2Nlc3MgdHlwZSAweDM6IFdSSVRFCj4gWyAgMzI4Ljg3MTA3MF0g c291cmNlIGlkIDB4QUEwMAo+IFsgIDMyOS4zNzMzMjddIHBhbmZyb3N0IDE4MDAwMDAuZ3B1OiBn cHUgc2NoZWQgdGltZW91dCwganM9MSwgY29uZmlnPTB4MzcwMCwgc3RhdHVzPTB4OCwgaGVhZD0w eGExYTQ5MDAsIHRhaWw9MHhhMWE0OTAwLCBzY2hlZF9qb2I9MDAwMDAwMDA3YWMzMTA5Nwo+IFsg IDMyOS4zODY1MjddIHBhbmZyb3N0IDE4MDAwMDAuZ3B1OiBqcyBmYXVsdCwganM9MCwgc3RhdHVz PURBVEFfSU5WQUxJRF9GQVVMVCwgaGVhZD0weGExYTRjMDAsIHRhaWw9MHhhMWE0YzAwCj4gWyAg MzI5LjM5NjI5M10gcGFuZnJvc3QgMTgwMDAwMC5ncHU6IGdwdSBzY2hlZCB0aW1lb3V0LCBqcz0w LCBjb25maWc9MHgzNzAwLCBzdGF0dXM9MHg1OCwgaGVhZD0weGExYTRjMDAsIHRhaWw9MHhhMWE0 YzAwLCBzY2hlZF9qb2I9MDAwMDAwMDAwNGM5MDM4MQo+IFsgIDMyOS40MTE1MjFdIHBhbmZyb3N0 IDE4MDAwMDAuZ3B1OiBVbmhhbmRsZWQgUGFnZSBmYXVsdCBpbiBBUzAgYXQgVkEgMHgwMDAwMDAw MDAwMDAwMDAwCj4gWyAgMzI5LjQxMTUyMV0gUmVhc29uOiBUT0RPCj4gWyAgMzI5LjQxMTUyMV0g cmF3IGZhdWx0IHN0YXR1czogMHhBQTAwMDNDMgo+IFsgIDMyOS40MTE1MjFdIGRlY29kZWQgZmF1 bHQgc3RhdHVzOiBTTEFWRSBGQVVMVAo+IFsgIDMyOS40MTE1MjFdIGV4Y2VwdGlvbiB0eXBlIDB4 QzI6IFRSQU5TTEFUSU9OX0ZBVUxUX0xFVkVMMgo+IFsgIDMyOS40MTE1MjFdIGFjY2VzcyB0eXBl IDB4MzogV1JJVEUKPiBbICAzMjkuNDExNTIxXSBzb3VyY2UgaWQgMHhBQTAwCj4gCj4gVGhhbmtz IGZvciB5b3VyIHJldmlld3MsIGhlbHAgb24gdGhpcyBzZXJpZSwKPiBDbGVtZW50Cj4gCj4gQ2zD qW1lbnQgUMOpcm9uICgxNSk6Cj4gICAgZHJtL3BhbmZyb3N0OiBhdm9pZCBzdGF0aWMgZGVjbGFy YXRpb24KPiAgICBkcm0vcGFuZnJvc3Q6IGNsZWFuIGhlYWRlcnMgaW4gZGV2ZnJlcQo+ICAgIGRy bS9wYW5mcm9zdDogZG9uJ3QgdXNlIHBmZGV2ZnJlcS5idXN5X2NvdW50IHRvIGtub3cgaWYgaHcg aXMgaWRsZQo+ICAgIGRybS9wYW5mcm9zdDogaW50cm9kdWNlIHBhbmZyb3N0X2RldmZyZXEgc3Ry dWN0Cj4gICAgZHJtL3BhbmZyb3N0OiB1c2Ugc3BpbmxvY2sgaW5zdGVhZCBvZiBhdG9taWMKPiAg ICBkcm0vcGFuZnJvc3Q6IHByb3Blcmx5IGhhbmRsZSBlcnJvciBpbiBwcm9iZQo+ICAgIGRybS9w YW5mcm9zdDogdXNlIGRldmljZV9wcm9wZXJ0eV9wcmVzZW50IHRvIGNoZWNrIGZvciBPUFAKPiAg ICBkcm0vcGFuZnJvc3Q6IG1vdmUgZGV2ZnJlcV9pbml0KCkvZmluaSgpIGluIGRldmljZQo+ICAg IGRybS9wYW5mcm9zdDogZHluYW1pY2FsbHkgYWxsb2MgcmVndWxhdG9ycwo+ICAgIGRybS9wYW5m cm9zdDogYWRkIHJlZ3VsYXRvcnMgdG8gZGV2ZnJlcQo+ICAgIGRybS9wYW5mcm9zdDogc2V0IGRl dmZyZXEgY2xvY2sgbmFtZQo+ICAgIGFybTY0OiBkZWZjb25maWc6IEVuYWJsZSBkZXZmcmVxIGNv b2xpbmcgZGV2aWNlCj4gICAgYXJtNjQ6IGR0czogYWxsd2lubmVyOiBoNjogQWRkIGNvb2xpbmcg bWFwIGZvciBHUFUKPiAgICBbRE8gTk9UIE1FUkdFXSBhcm02NDogZHRzOiBhbGx3aW5uZXI6IGg2 OiBBZGQgR1BVIE9QUCB0YWJsZQo+ICAgIFtETyBOT1QgTUVSR0VdIGFybTY0OiBkdHM6IGFsbHdp bm5lcjogZm9yY2UgR1BVIHJlZ3VsYXRvciB0byBiZSBhbHdheXMKPiAKPiAgIC4uLi9kdHMvYWxs d2lubmVyL3N1bjUwaS1oNi1iZWVsaW5rLWdzMS5kdHMgICB8ICAgMSArCj4gICBhcmNoL2FybTY0 L2Jvb3QvZHRzL2FsbHdpbm5lci9zdW41MGktaDYuZHRzaSAgfCAxMDIgKysrKysrKysrKwo+ICAg YXJjaC9hcm02NC9jb25maWdzL2RlZmNvbmZpZyAgICAgICAgICAgICAgICAgIHwgICAxICsKPiAg IGRyaXZlcnMvZ3B1L2RybS9wYW5mcm9zdC9wYW5mcm9zdF9kZXZmcmVxLmMgICB8IDE5MCArKysr KysrKysrKystLS0tLS0KPiAgIGRyaXZlcnMvZ3B1L2RybS9wYW5mcm9zdC9wYW5mcm9zdF9kZXZm cmVxLmggICB8ICAzMiArKy0KPiAgIGRyaXZlcnMvZ3B1L2RybS9wYW5mcm9zdC9wYW5mcm9zdF9k ZXZpY2UuYyAgICB8ICA1NiArKysrLS0KPiAgIGRyaXZlcnMvZ3B1L2RybS9wYW5mcm9zdC9wYW5m cm9zdF9kZXZpY2UuaCAgICB8ICAxNCArLQo+ICAgZHJpdmVycy9ncHUvZHJtL3BhbmZyb3N0L3Bh bmZyb3N0X2Rydi5jICAgICAgIHwgIDE1ICstCj4gICBkcml2ZXJzL2dwdS9kcm0vcGFuZnJvc3Qv cGFuZnJvc3Rfam9iLmMgICAgICAgfCAgMTAgKy0KPiAgIDkgZmlsZXMgY2hhbmdlZCwgMzEwIGlu c2VydGlvbnMoKyksIDExMSBkZWxldGlvbnMoLSkKPiAKX19fX19fX19fX19fX19fX19fX19fX19f X19fX19fX19fX19fX19fX19fX19fX18KZHJpLWRldmVsIG1haWxpbmcgbGlzdApkcmktZGV2ZWxA bGlzdHMuZnJlZWRlc2t0b3Aub3JnCmh0dHBzOi8vbGlzdHMuZnJlZWRlc2t0b3Aub3JnL21haWxt YW4vbGlzdGluZm8vZHJpLWRldmVsCg==