From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-16.8 required=3.0 tests=BAYES_00, HEADER_FROM_DIFFERENT_DOMAINS,INCLUDES_CR_TRAILER,INCLUDES_PATCH, MAILING_LIST_MULTI,SPF_HELO_NONE,SPF_PASS,URIBL_BLOCKED,USER_AGENT_GIT autolearn=unavailable autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id 82E8BC63799 for ; Thu, 22 Jul 2021 10:11:25 +0000 (UTC) Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by mail.kernel.org (Postfix) with ESMTP id 235E761264 for ; Thu, 22 Jul 2021 10:11:25 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S231552AbhGVJas (ORCPT ); Thu, 22 Jul 2021 05:30:48 -0400 Received: from guitar.tcltek.co.il ([192.115.133.116]:39350 "EHLO mx.tkos.co.il" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S231637AbhGVJar (ORCPT ); Thu, 22 Jul 2021 05:30:47 -0400 Received: from tarshish.tkos.co.il (unknown [10.0.8.2]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by mx.tkos.co.il (Postfix) with ESMTPS id C810244086C; Thu, 22 Jul 2021 13:01:28 +0300 (IDT) From: Baruch Siach To: Thierry Reding , =?UTF-8?q?Uwe=20Kleine-K=C3=B6nig?= , Lee Jones Cc: Baruch Siach , Andy Gross , Bjorn Andersson , Balaji Prakash J , Rob Herring , Robert Marko , Kathiravan T , linux-pwm@vger.kernel.org, devicetree@vger.kernel.org, linux-arm-msm@vger.kernel.org, linux-arm-kernel@lists.infradead.org Subject: [PATCH v6 2/4] pwm: driver for qualcomm ipq6018 pwm block Date: Thu, 22 Jul 2021 13:01:08 +0300 Message-Id: <2c4df635c57085fc33150d1b9a97845694e63e03.1626948070.git.baruch@tkos.co.il> X-Mailer: git-send-email 2.30.2 In-Reply-To: <889aae1b88f120cb6281919d27164a959fbe69d0.1626948070.git.baruch@tkos.co.il> References: <889aae1b88f120cb6281919d27164a959fbe69d0.1626948070.git.baruch@tkos.co.il> MIME-Version: 1.0 Content-Type: text/plain; charset=UTF-8 Content-Transfer-Encoding: 8bit Precedence: bulk List-ID: X-Mailing-List: linux-arm-msm@vger.kernel.org Driver for the PWM block in Qualcomm IPQ6018 line of SoCs. Based on driver from downstream Codeaurora kernel tree. Removed support for older (V1) variants because I have no access to that hardware. Tested on IPQ6010 based hardware. Signed-off-by: Baruch Siach --- v6: Address Uwe Kleine-König review comments: Drop IPQ_PWM_MAX_DEVICES Rely on assigned-clock-rates; drop IPQ_PWM_CLK_SRC_FREQ Simplify register offset calculation Calculate duty cycle more precisely Refuse to set inverted polarity Drop redundant IPQ_PWM_REG1_ENABLE bit clear Remove x1000 factor in pwm_div calculation, use rate directly, and round up Choose initial pre_div such that pwm_div < IPQ_PWM_MAX_DIV Ensure pre_div <= pwm_div Rename close_ to best_ Explain in comment why effective_div doesn't overflow Limit pwm_div to IPQ_PWM_MAX_DIV - 1 to allow 100% duty cycle Disable clock only after pwmchip_remove() const pwm_ops Other changes: Add missing linux/bitfield.h header include (kernel test robot) Adjust code for PWM device node under TCSR (Rob Herring) v5: Use &tcsr_q6 syscon to access registers (Bjorn Andersson) Address Uwe Kleine-König review comments: Implement .get_state() Add IPQ_PWM_ prefix to local macros Use GENMASK/BIT/FIELD_PREP for register fields access Make type of config_div_and_duty() parameters consistent Derive IPQ_PWM_MIN_PERIOD_NS from IPQ_PWM_CLK_SRC_FREQ Integrate enable/disable into config_div_and_duty() to save register read, and reduce frequency glitch on update Use min() instead of min_t() Fix comment format Use dev_err_probe() to indicate probe step failure Add missing clk_disable_unprepare() in .remove Don't set .owner v4: Use div64_u64() to fix link for 32-bit targets ((kernel test robot , Uwe Kleine-König) v3: s/qcom,pwm-ipq6018/qcom,ipq6018-pwm/ (Rob Herring) Fix integer overflow on 32-bit targets (kernel test robot ) v2: Address Uwe Kleine-König review comments: Fix period calculation when out of range Don't set period larger than requested Remove PWM disable on configuration change Implement .apply instead of non-atomic .config/.enable/.disable Don't modify PWM on .request/.free Check pwm_div underflow Fix various code and comment formatting issues Other changes: Use u64 divisor safe division Remove now empty .request/.free --- drivers/pwm/Kconfig | 12 ++ drivers/pwm/Makefile | 1 + drivers/pwm/pwm-ipq.c | 276 ++++++++++++++++++++++++++++++++++++++++++ 3 files changed, 289 insertions(+) create mode 100644 drivers/pwm/pwm-ipq.c diff --git a/drivers/pwm/Kconfig b/drivers/pwm/Kconfig index c76adedd58c9..08add845596f 100644 --- a/drivers/pwm/Kconfig +++ b/drivers/pwm/Kconfig @@ -260,6 +260,18 @@ config PWM_INTEL_LGM To compile this driver as a module, choose M here: the module will be called pwm-intel-lgm. +config PWM_IPQ + tristate "IPQ PWM support" + depends on ARCH_QCOM || COMPILE_TEST + depends on HAVE_CLK && HAS_IOMEM + help + Generic PWM framework driver for IPQ PWM block which supports + 4 pwm channels. Each of the these channels can be configured + independent of each other. + + To compile this driver as a module, choose M here: the module + will be called pwm-ipq. + config PWM_IQS620A tristate "Azoteq IQS620A PWM support" depends on MFD_IQS62X || COMPILE_TEST diff --git a/drivers/pwm/Makefile b/drivers/pwm/Makefile index 708840b7fba8..7402feae4b36 100644 --- a/drivers/pwm/Makefile +++ b/drivers/pwm/Makefile @@ -22,6 +22,7 @@ obj-$(CONFIG_PWM_IMX1) += pwm-imx1.o obj-$(CONFIG_PWM_IMX27) += pwm-imx27.o obj-$(CONFIG_PWM_IMX_TPM) += pwm-imx-tpm.o obj-$(CONFIG_PWM_INTEL_LGM) += pwm-intel-lgm.o +obj-$(CONFIG_PWM_IPQ) += pwm-ipq.o obj-$(CONFIG_PWM_IQS620A) += pwm-iqs620a.o obj-$(CONFIG_PWM_JZ4740) += pwm-jz4740.o obj-$(CONFIG_PWM_KEEMBAY) += pwm-keembay.o diff --git a/drivers/pwm/pwm-ipq.c b/drivers/pwm/pwm-ipq.c new file mode 100644 index 000000000000..19f7ed93dc81 --- /dev/null +++ b/drivers/pwm/pwm-ipq.c @@ -0,0 +1,276 @@ +// SPDX-License-Identifier: BSD-3-Clause OR GPL-2.0 +/* + * Copyright (c) 2016-2017, 2020 The Linux Foundation. All rights reserved. + */ + +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include + +/* The frequency range supported is 1 Hz to clock rate */ +#define IPQ_PWM_MAX_PERIOD_NS ((u64)NSEC_PER_SEC) + +/* + * The max value specified for each field is based on the number of bits + * in the pwm control register for that field + */ +#define IPQ_PWM_MAX_DIV 0xFFFF + +/* + * Two 32-bit registers for each PWM: REG0, and REG1. + * Base offset for PWM #i is at 8 * #i. + */ +#define IPQ_PWM_CFG_REG0 0 /*PWM_DIV PWM_HI*/ +#define IPQ_PWM_REG0_PWM_DIV GENMASK(15, 0) +#define IPQ_PWM_REG0_HI_DURATION GENMASK(31, 16) + +#define IPQ_PWM_CFG_REG1 4 /*ENABLE UPDATE PWM_PRE_DIV*/ +#define IPQ_PWM_REG1_PRE_DIV GENMASK(15, 0) +/* + * Enable bit is set to enable output toggling in pwm device. + * Update bit is set to reflect the changed divider and high duration + * values in register. + */ +#define IPQ_PWM_REG1_UPDATE BIT(30) +#define IPQ_PWM_REG1_ENABLE BIT(31) + + +struct ipq_pwm_chip { + struct pwm_chip chip; + struct clk *clk; + struct regmap *regmap; + u32 regmap_off; +}; + +static struct ipq_pwm_chip *to_ipq_pwm_chip(struct pwm_chip *chip) +{ + return container_of(chip, struct ipq_pwm_chip, chip); +} + +static unsigned int ipq_pwm_reg_read(struct pwm_device *pwm, unsigned reg) +{ + struct ipq_pwm_chip *ipq_chip = to_ipq_pwm_chip(pwm->chip); + unsigned int off = ipq_chip->regmap_off + 8 * pwm->hwpwm + reg; + unsigned int val; + + regmap_read(ipq_chip->regmap, off, &val); + + return val; +} + +static void ipq_pwm_reg_write(struct pwm_device *pwm, unsigned reg, + unsigned val) +{ + struct ipq_pwm_chip *ipq_chip = to_ipq_pwm_chip(pwm->chip); + unsigned int off = ipq_chip->regmap_off + 8 * pwm->hwpwm + reg; + + regmap_write(ipq_chip->regmap, off, val); +} + +static void config_div_and_duty(struct pwm_device *pwm, unsigned int pre_div, + unsigned int pwm_div, unsigned long rate, u64 duty_ns, + bool enable) +{ + unsigned long hi_dur; + unsigned long val = 0; + + /* + * high duration = pwm duty * (pwm div + 1) + * pwm duty = duty_ns / period_ns + */ + hi_dur = div64_u64(duty_ns * rate, (pre_div + 1) * NSEC_PER_SEC); + + val = FIELD_PREP(IPQ_PWM_REG0_HI_DURATION, hi_dur) | + FIELD_PREP(IPQ_PWM_REG0_PWM_DIV, pwm_div); + ipq_pwm_reg_write(pwm, IPQ_PWM_CFG_REG0, val); + + val = FIELD_PREP(IPQ_PWM_REG1_PRE_DIV, pre_div); + ipq_pwm_reg_write(pwm, IPQ_PWM_CFG_REG1, val); + + /* Enable needs a separate write to REG1 */ + val |= IPQ_PWM_REG1_UPDATE; + if (enable) + val |= IPQ_PWM_REG1_ENABLE; + ipq_pwm_reg_write(pwm, IPQ_PWM_CFG_REG1, val); +} + +static int ipq_pwm_apply(struct pwm_chip *chip, struct pwm_device *pwm, + const struct pwm_state *state) +{ + struct ipq_pwm_chip *ipq_chip = to_ipq_pwm_chip(chip); + unsigned long freq; + unsigned int pre_div, pwm_div, best_pre_div, best_pwm_div; + long long diff; + unsigned long rate = clk_get_rate(ipq_chip->clk); + unsigned long min_diff = rate; + u64 period_ns, duty_ns; + + if (state->polarity != PWM_POLARITY_NORMAL) + return -EINVAL; + + if (state->period < div64_u64(NSEC_PER_SEC, rate)) + return -ERANGE; + + period_ns = min(state->period, IPQ_PWM_MAX_PERIOD_NS); + duty_ns = min(state->duty_cycle, period_ns); + + /* freq in Hz for period in nano second */ + freq = div64_u64(NSEC_PER_SEC, period_ns); + best_pre_div = IPQ_PWM_MAX_DIV; + best_pwm_div = IPQ_PWM_MAX_DIV; + /* Initial pre_div value such that pwm_div < IPQ_PWM_MAX_DIV */ + pre_div = DIV64_U64_ROUND_UP(period_ns * rate, + (u64)NSEC_PER_SEC * (IPQ_PWM_MAX_DIV + 1)); + + for (; pre_div <= IPQ_PWM_MAX_DIV; pre_div++) { + pwm_div = DIV64_U64_ROUND_UP(period_ns * rate, + (u64)NSEC_PER_SEC * (pre_div + 1)); + pwm_div--; + + if (pre_div > pwm_div) + break; + + /* + * Make sure we can do 100% duty cycle where + * hi_dur == pwm_div + 1 + */ + if (pwm_div > IPQ_PWM_MAX_DIV - 1) + continue; + + diff = ((uint64_t)freq * (pre_div + 1) * (pwm_div + 1)) + - (uint64_t)rate; + + if (diff < 0) /* period larger than requested */ + continue; + if (diff == 0) { /* bingo */ + best_pre_div = pre_div; + best_pwm_div = pwm_div; + break; + } + if (diff < min_diff) { + min_diff = diff; + best_pre_div = pre_div; + best_pwm_div = pwm_div; + } + } + + /* config divider values for the closest possible frequency */ + config_div_and_duty(pwm, best_pre_div, best_pwm_div, + rate, duty_ns, state->enabled); + + return 0; +} + +static void ipq_pwm_get_state(struct pwm_chip *chip, struct pwm_device *pwm, + struct pwm_state *state) +{ + struct ipq_pwm_chip *ipq_chip = to_ipq_pwm_chip(chip); + unsigned long rate = clk_get_rate(ipq_chip->clk); + unsigned int pre_div, pwm_div, hi_dur; + u64 effective_div, hi_div; + u32 reg0, reg1; + + reg0 = ipq_pwm_reg_read(pwm, IPQ_PWM_CFG_REG0); + reg1 = ipq_pwm_reg_read(pwm, IPQ_PWM_CFG_REG1); + + state->polarity = PWM_POLARITY_NORMAL; + state->enabled = reg1 & IPQ_PWM_REG1_ENABLE; + + pwm_div = FIELD_GET(IPQ_PWM_REG0_PWM_DIV, reg0); + hi_dur = FIELD_GET(IPQ_PWM_REG0_HI_DURATION, reg0); + pre_div = FIELD_GET(IPQ_PWM_REG1_PRE_DIV, reg1); + + /* No overflow here, both pre_div and pwm_div <= 0xffff */ + effective_div = (u64)(pre_div + 1) * (pwm_div + 1); + state->period = div64_u64(effective_div * NSEC_PER_SEC, rate); + + hi_div = hi_dur * (pre_div + 1); + state->duty_cycle = div64_u64(hi_div * NSEC_PER_SEC, rate); +} + +static const struct pwm_ops ipq_pwm_ops = { + .apply = ipq_pwm_apply, + .get_state = ipq_pwm_get_state, + .owner = THIS_MODULE, +}; + +static int ipq_pwm_probe(struct platform_device *pdev) +{ + struct ipq_pwm_chip *pwm; + struct device *dev = &pdev->dev; + int ret; + + pwm = devm_kzalloc(dev, sizeof(*pwm), GFP_KERNEL); + if (!pwm) + return -ENOMEM; + + platform_set_drvdata(pdev, pwm); + + pwm->regmap = syscon_node_to_regmap(dev->parent->of_node); + if (IS_ERR(pwm->regmap)) + return dev_err_probe(dev, PTR_ERR(pwm->regmap), + "regs map failed"); + + ret = of_property_read_u32(dev->of_node, "offset", &pwm->regmap_off); + if (ret) + return dev_err_probe(dev, ret, "error reading 'offset'"); + + pwm->clk = devm_clk_get(dev, "core"); + if (IS_ERR(pwm->clk)) + return dev_err_probe(dev, PTR_ERR(pwm->clk), + "failed to get core clock"); + + ret = clk_prepare_enable(pwm->clk); + if (ret) + return dev_err_probe(dev, ret, "clock enable failed"); + + pwm->chip.dev = dev; + pwm->chip.ops = &ipq_pwm_ops; + pwm->chip.npwm = 4; + + ret = pwmchip_add(&pwm->chip); + if (ret < 0) { + dev_err_probe(dev, ret, "pwmchip_add() failed\n"); + clk_disable_unprepare(pwm->clk); + return ret; + } + + return 0; +} + +static int ipq_pwm_remove(struct platform_device *pdev) +{ + struct ipq_pwm_chip *pwm = platform_get_drvdata(pdev); + + pwmchip_remove(&pwm->chip); + clk_disable_unprepare(pwm->clk); + + return 0; +} + +static const struct of_device_id pwm_ipq_dt_match[] = { + { .compatible = "qcom,ipq6018-pwm", }, + {} +}; +MODULE_DEVICE_TABLE(of, pwm_ipq_dt_match); + +static struct platform_driver ipq_pwm_driver = { + .driver = { + .name = "ipq-pwm", + .of_match_table = pwm_ipq_dt_match, + }, + .probe = ipq_pwm_probe, + .remove = ipq_pwm_remove, +}; + +module_platform_driver(ipq_pwm_driver); + +MODULE_LICENSE("Dual BSD/GPL"); -- 2.30.2 From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-18.2 required=3.0 tests=BAYES_00,DKIMWL_WL_HIGH, DKIM_SIGNED,DKIM_VALID,HEADER_FROM_DIFFERENT_DOMAINS,INCLUDES_CR_TRAILER, INCLUDES_PATCH,MAILING_LIST_MULTI,SPF_HELO_NONE,SPF_PASS,URIBL_BLOCKED, USER_AGENT_GIT autolearn=ham autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id 09EA9C63793 for ; Thu, 22 Jul 2021 10:11:14 +0000 (UTC) Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by mail.kernel.org (Postfix) with ESMTPS id C76DF61249 for ; Thu, 22 Jul 2021 10:11:13 +0000 (UTC) DMARC-Filter: OpenDMARC Filter v1.3.2 mail.kernel.org C76DF61249 Authentication-Results: mail.kernel.org; dmarc=none (p=none dis=none) header.from=tkos.co.il Authentication-Results: mail.kernel.org; spf=none smtp.mailfrom=linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20210309; h=Sender: Content-Transfer-Encoding:Content-Type:List-Subscribe:List-Help:List-Post: List-Archive:List-Unsubscribe:List-Id:MIME-Version:References:In-Reply-To: Message-Id:Date:Subject:Cc:To:From:Reply-To:Content-ID:Content-Description: Resent-Date:Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID: List-Owner; bh=6GkxWZeOb0T91n/HcurerP/rIyddMjnKEthwvRbQcsM=; b=q+udg47Bb2XTca 1hIDrOnGUpzIP5r/esJXbBU9wITAZ/EbqYdxRr8usU3X6/9g7IVGkitoNS4HGaVkIhW0VJHl7KGGo xtcmXkdwxWsyX4cThZSdqI43X8jkkErd/KaxkwBd8u75cM7LXkMyMSPLbrq/f3mqRAayDdDzO2CUM yK71KwPdFkE5zuxjdQfUNkqEQPoAUOa0fCUgNAOMHpeKmrHKCa4a0se+JVAj8Giwwn4T9lUNBAwnG 30WDyxF2xziAa6GQ/R9o8N/9qBSaQpsHPJMVP0iqHVAvPn2SHxJdM++8FYn8ZS8WzraMTAGTtWQz1 boGHoXQtG/nNhweDQBUQ==; Received: from localhost ([::1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.94.2 #2 (Red Hat Linux)) id 1m6Vdm-00186g-H2; Thu, 22 Jul 2021 10:09:19 +0000 Received: from guitar.tcltek.co.il ([192.115.133.116] helo=mx.tkos.co.il) by bombadil.infradead.org with esmtps (Exim 4.94.2 #2 (Red Hat Linux)) id 1m6VWT-0015Ug-Ct for linux-arm-kernel@lists.infradead.org; Thu, 22 Jul 2021 10:01:49 +0000 Received: from tarshish.tkos.co.il (unknown [10.0.8.2]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by mx.tkos.co.il (Postfix) with ESMTPS id C810244086C; Thu, 22 Jul 2021 13:01:28 +0300 (IDT) From: Baruch Siach To: Thierry Reding , =?UTF-8?q?Uwe=20Kleine-K=C3=B6nig?= , Lee Jones Cc: Baruch Siach , Andy Gross , Bjorn Andersson , Balaji Prakash J , Rob Herring , Robert Marko , Kathiravan T , linux-pwm@vger.kernel.org, devicetree@vger.kernel.org, linux-arm-msm@vger.kernel.org, linux-arm-kernel@lists.infradead.org Subject: [PATCH v6 2/4] pwm: driver for qualcomm ipq6018 pwm block Date: Thu, 22 Jul 2021 13:01:08 +0300 Message-Id: <2c4df635c57085fc33150d1b9a97845694e63e03.1626948070.git.baruch@tkos.co.il> X-Mailer: git-send-email 2.30.2 In-Reply-To: <889aae1b88f120cb6281919d27164a959fbe69d0.1626948070.git.baruch@tkos.co.il> References: <889aae1b88f120cb6281919d27164a959fbe69d0.1626948070.git.baruch@tkos.co.il> MIME-Version: 1.0 X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20210722_030145_982414_B5446DB3 X-CRM114-Status: GOOD ( 32.15 ) X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.34 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: base64 Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org RHJpdmVyIGZvciB0aGUgUFdNIGJsb2NrIGluIFF1YWxjb21tIElQUTYwMTggbGluZSBvZiBTb0Nz LiBCYXNlZCBvbgpkcml2ZXIgZnJvbSBkb3duc3RyZWFtIENvZGVhdXJvcmEga2VybmVsIHRyZWUu IFJlbW92ZWQgc3VwcG9ydCBmb3Igb2xkZXIKKFYxKSB2YXJpYW50cyBiZWNhdXNlIEkgaGF2ZSBu byBhY2Nlc3MgdG8gdGhhdCBoYXJkd2FyZS4KClRlc3RlZCBvbiBJUFE2MDEwIGJhc2VkIGhhcmR3 YXJlLgoKU2lnbmVkLW9mZi1ieTogQmFydWNoIFNpYWNoIDxiYXJ1Y2hAdGtvcy5jby5pbD4KLS0t CnY2OgoKQWRkcmVzcyBVd2UgS2xlaW5lLUvDtm5pZyByZXZpZXcgY29tbWVudHM6CgogIERyb3Ag SVBRX1BXTV9NQVhfREVWSUNFUwoKICBSZWx5IG9uIGFzc2lnbmVkLWNsb2NrLXJhdGVzOyBkcm9w IElQUV9QV01fQ0xLX1NSQ19GUkVRCgogIFNpbXBsaWZ5IHJlZ2lzdGVyIG9mZnNldCBjYWxjdWxh dGlvbgoKICBDYWxjdWxhdGUgZHV0eSBjeWNsZSBtb3JlIHByZWNpc2VseQoKICBSZWZ1c2UgdG8g c2V0IGludmVydGVkIHBvbGFyaXR5CgogIERyb3AgcmVkdW5kYW50IElQUV9QV01fUkVHMV9FTkFC TEUgYml0IGNsZWFyCgogIFJlbW92ZSB4MTAwMCBmYWN0b3IgaW4gcHdtX2RpdiBjYWxjdWxhdGlv biwgdXNlIHJhdGUgZGlyZWN0bHksIGFuZCByb3VuZCB1cAoKICBDaG9vc2UgaW5pdGlhbCBwcmVf ZGl2IHN1Y2ggdGhhdCBwd21fZGl2IDwgSVBRX1BXTV9NQVhfRElWCgogIEVuc3VyZSBwcmVfZGl2 IDw9IHB3bV9kaXYKCiAgUmVuYW1lIGNsb3NlXyB0byBiZXN0XwoKICBFeHBsYWluIGluIGNvbW1l bnQgd2h5IGVmZmVjdGl2ZV9kaXYgZG9lc24ndCBvdmVyZmxvdwoKICBMaW1pdCBwd21fZGl2IHRv IElQUV9QV01fTUFYX0RJViAtIDEgdG8gYWxsb3cgMTAwJSBkdXR5IGN5Y2xlCgogIERpc2FibGUg Y2xvY2sgb25seSBhZnRlciBwd21jaGlwX3JlbW92ZSgpCgogIGNvbnN0IHB3bV9vcHMKCk90aGVy IGNoYW5nZXM6CgogIEFkZCBtaXNzaW5nIGxpbnV4L2JpdGZpZWxkLmggaGVhZGVyIGluY2x1ZGUg KGtlcm5lbCB0ZXN0IHJvYm90KQoKICBBZGp1c3QgY29kZSBmb3IgUFdNIGRldmljZSBub2RlIHVu ZGVyIFRDU1IgKFJvYiBIZXJyaW5nKQoKdjU6CgpVc2UgJnRjc3JfcTYgc3lzY29uIHRvIGFjY2Vz cyByZWdpc3RlcnMgKEJqb3JuIEFuZGVyc3NvbikKCkFkZHJlc3MgVXdlIEtsZWluZS1Lw7ZuaWcg cmV2aWV3IGNvbW1lbnRzOgoKICBJbXBsZW1lbnQgLmdldF9zdGF0ZSgpCgogIEFkZCBJUFFfUFdN XyBwcmVmaXggdG8gbG9jYWwgbWFjcm9zCgogIFVzZSBHRU5NQVNLL0JJVC9GSUVMRF9QUkVQIGZv ciByZWdpc3RlciBmaWVsZHMgYWNjZXNzCgogIE1ha2UgdHlwZSBvZiBjb25maWdfZGl2X2FuZF9k dXR5KCkgcGFyYW1ldGVycyBjb25zaXN0ZW50CgogIERlcml2ZSBJUFFfUFdNX01JTl9QRVJJT0Rf TlMgZnJvbSBJUFFfUFdNX0NMS19TUkNfRlJFUQoKICBJbnRlZ3JhdGUgZW5hYmxlL2Rpc2FibGUg aW50byBjb25maWdfZGl2X2FuZF9kdXR5KCkgdG8gc2F2ZSByZWdpc3RlciByZWFkLAogIGFuZCBy ZWR1Y2UgZnJlcXVlbmN5IGdsaXRjaCBvbiB1cGRhdGUKCiAgVXNlIG1pbigpIGluc3RlYWQgb2Yg bWluX3QoKQoKICBGaXggY29tbWVudCBmb3JtYXQKCiAgVXNlIGRldl9lcnJfcHJvYmUoKSB0byBp bmRpY2F0ZSBwcm9iZSBzdGVwIGZhaWx1cmUKCiAgQWRkIG1pc3NpbmcgY2xrX2Rpc2FibGVfdW5w cmVwYXJlKCkgaW4gLnJlbW92ZQoKICBEb24ndCBzZXQgLm93bmVyCgp2NDoKCiAgVXNlIGRpdjY0 X3U2NCgpIHRvIGZpeCBsaW5rIGZvciAzMi1iaXQgdGFyZ2V0cyAoKGtlcm5lbCB0ZXN0IHJvYm90 CiAgPGxrcEBpbnRlbC5jb20+LCBVd2UgS2xlaW5lLUvDtm5pZykKCnYzOgoKICBzL3Fjb20scHdt LWlwcTYwMTgvcWNvbSxpcHE2MDE4LXB3bS8gKFJvYiBIZXJyaW5nKQoKICBGaXggaW50ZWdlciBv dmVyZmxvdyBvbiAzMi1iaXQgdGFyZ2V0cyAoa2VybmVsIHRlc3Qgcm9ib3QgPGxrcEBpbnRlbC5j b20+KQoKdjI6CgpBZGRyZXNzIFV3ZSBLbGVpbmUtS8O2bmlnIHJldmlldyBjb21tZW50czoKCiAg Rml4IHBlcmlvZCBjYWxjdWxhdGlvbiB3aGVuIG91dCBvZiByYW5nZQoKICBEb24ndCBzZXQgcGVy aW9kIGxhcmdlciB0aGFuIHJlcXVlc3RlZAoKICBSZW1vdmUgUFdNIGRpc2FibGUgb24gY29uZmln dXJhdGlvbiBjaGFuZ2UKCiAgSW1wbGVtZW50IC5hcHBseSBpbnN0ZWFkIG9mIG5vbi1hdG9taWMg LmNvbmZpZy8uZW5hYmxlLy5kaXNhYmxlCgogIERvbid0IG1vZGlmeSBQV00gb24gLnJlcXVlc3Qv LmZyZWUKCiAgQ2hlY2sgcHdtX2RpdiB1bmRlcmZsb3cKCiAgRml4IHZhcmlvdXMgY29kZSBhbmQg Y29tbWVudCBmb3JtYXR0aW5nIGlzc3VlcwoKT3RoZXIgY2hhbmdlczoKCiAgVXNlIHU2NCBkaXZp c29yIHNhZmUgZGl2aXNpb24KCiAgUmVtb3ZlIG5vdyBlbXB0eSAucmVxdWVzdC8uZnJlZQotLS0K IGRyaXZlcnMvcHdtL0tjb25maWcgICB8ICAxMiArKwogZHJpdmVycy9wd20vTWFrZWZpbGUgIHwg ICAxICsKIGRyaXZlcnMvcHdtL3B3bS1pcHEuYyB8IDI3NiArKysrKysrKysrKysrKysrKysrKysr KysrKysrKysrKysrKysrKysrKysKIDMgZmlsZXMgY2hhbmdlZCwgMjg5IGluc2VydGlvbnMoKykK IGNyZWF0ZSBtb2RlIDEwMDY0NCBkcml2ZXJzL3B3bS9wd20taXBxLmMKCmRpZmYgLS1naXQgYS9k cml2ZXJzL3B3bS9LY29uZmlnIGIvZHJpdmVycy9wd20vS2NvbmZpZwppbmRleCBjNzZhZGVkZDU4 YzkuLjA4YWRkODQ1NTk2ZiAxMDA2NDQKLS0tIGEvZHJpdmVycy9wd20vS2NvbmZpZworKysgYi9k cml2ZXJzL3B3bS9LY29uZmlnCkBAIC0yNjAsNiArMjYwLDE4IEBAIGNvbmZpZyBQV01fSU5URUxf TEdNCiAJICBUbyBjb21waWxlIHRoaXMgZHJpdmVyIGFzIGEgbW9kdWxlLCBjaG9vc2UgTSBoZXJl OiB0aGUgbW9kdWxlCiAJICB3aWxsIGJlIGNhbGxlZCBwd20taW50ZWwtbGdtLgogCitjb25maWcg UFdNX0lQUQorCXRyaXN0YXRlICJJUFEgUFdNIHN1cHBvcnQiCisJZGVwZW5kcyBvbiBBUkNIX1FD T00gfHwgQ09NUElMRV9URVNUCisJZGVwZW5kcyBvbiBIQVZFX0NMSyAmJiBIQVNfSU9NRU0KKwlo ZWxwCisJICBHZW5lcmljIFBXTSBmcmFtZXdvcmsgZHJpdmVyIGZvciBJUFEgUFdNIGJsb2NrIHdo aWNoIHN1cHBvcnRzCisJICA0IHB3bSBjaGFubmVscy4gRWFjaCBvZiB0aGUgdGhlc2UgY2hhbm5l bHMgY2FuIGJlIGNvbmZpZ3VyZWQKKwkgIGluZGVwZW5kZW50IG9mIGVhY2ggb3RoZXIuCisKKwkg IFRvIGNvbXBpbGUgdGhpcyBkcml2ZXIgYXMgYSBtb2R1bGUsIGNob29zZSBNIGhlcmU6IHRoZSBt b2R1bGUKKwkgIHdpbGwgYmUgY2FsbGVkIHB3bS1pcHEuCisKIGNvbmZpZyBQV01fSVFTNjIwQQog CXRyaXN0YXRlICJBem90ZXEgSVFTNjIwQSBQV00gc3VwcG9ydCIKIAlkZXBlbmRzIG9uIE1GRF9J UVM2MlggfHwgQ09NUElMRV9URVNUCmRpZmYgLS1naXQgYS9kcml2ZXJzL3B3bS9NYWtlZmlsZSBi L2RyaXZlcnMvcHdtL01ha2VmaWxlCmluZGV4IDcwODg0MGI3ZmJhOC4uNzQwMmZlYWU0YjM2IDEw MDY0NAotLS0gYS9kcml2ZXJzL3B3bS9NYWtlZmlsZQorKysgYi9kcml2ZXJzL3B3bS9NYWtlZmls ZQpAQCAtMjIsNiArMjIsNyBAQCBvYmotJChDT05GSUdfUFdNX0lNWDEpCQkrPSBwd20taW14MS5v CiBvYmotJChDT05GSUdfUFdNX0lNWDI3KQkJKz0gcHdtLWlteDI3Lm8KIG9iai0kKENPTkZJR19Q V01fSU1YX1RQTSkJKz0gcHdtLWlteC10cG0ubwogb2JqLSQoQ09ORklHX1BXTV9JTlRFTF9MR00p CSs9IHB3bS1pbnRlbC1sZ20ubworb2JqLSQoQ09ORklHX1BXTV9JUFEpCQkrPSBwd20taXBxLm8K IG9iai0kKENPTkZJR19QV01fSVFTNjIwQSkJKz0gcHdtLWlxczYyMGEubwogb2JqLSQoQ09ORklH X1BXTV9KWjQ3NDApCSs9IHB3bS1qejQ3NDAubwogb2JqLSQoQ09ORklHX1BXTV9LRUVNQkFZKQkr PSBwd20ta2VlbWJheS5vCmRpZmYgLS1naXQgYS9kcml2ZXJzL3B3bS9wd20taXBxLmMgYi9kcml2 ZXJzL3B3bS9wd20taXBxLmMKbmV3IGZpbGUgbW9kZSAxMDA2NDQKaW5kZXggMDAwMDAwMDAwMDAw Li4xOWY3ZWQ5M2RjODEKLS0tIC9kZXYvbnVsbAorKysgYi9kcml2ZXJzL3B3bS9wd20taXBxLmMK QEAgLTAsMCArMSwyNzYgQEAKKy8vIFNQRFgtTGljZW5zZS1JZGVudGlmaWVyOiBCU0QtMy1DbGF1 c2UgT1IgR1BMLTIuMAorLyoKKyAqIENvcHlyaWdodCAoYykgMjAxNi0yMDE3LCAyMDIwIFRoZSBM aW51eCBGb3VuZGF0aW9uLiBBbGwgcmlnaHRzIHJlc2VydmVkLgorICovCisKKyNpbmNsdWRlIDxs aW51eC9tb2R1bGUuaD4KKyNpbmNsdWRlIDxsaW51eC9wbGF0Zm9ybV9kZXZpY2UuaD4KKyNpbmNs dWRlIDxsaW51eC9wd20uaD4KKyNpbmNsdWRlIDxsaW51eC9jbGsuaD4KKyNpbmNsdWRlIDxsaW51 eC9pby5oPgorI2luY2x1ZGUgPGxpbnV4L29mLmg+CisjaW5jbHVkZSA8bGludXgvbWF0aDY0Lmg+ CisjaW5jbHVkZSA8bGludXgvb2ZfZGV2aWNlLmg+CisjaW5jbHVkZSA8bGludXgvbWZkL3N5c2Nv bi5oPgorI2luY2x1ZGUgPGxpbnV4L3JlZ21hcC5oPgorI2luY2x1ZGUgPGxpbnV4L2JpdGZpZWxk Lmg+CisKKy8qIFRoZSBmcmVxdWVuY3kgcmFuZ2Ugc3VwcG9ydGVkIGlzIDEgSHogdG8gY2xvY2sg cmF0ZSAqLworI2RlZmluZSBJUFFfUFdNX01BWF9QRVJJT0RfTlMJKCh1NjQpTlNFQ19QRVJfU0VD KQorCisvKgorICogVGhlIG1heCB2YWx1ZSBzcGVjaWZpZWQgZm9yIGVhY2ggZmllbGQgaXMgYmFz ZWQgb24gdGhlIG51bWJlciBvZiBiaXRzCisgKiBpbiB0aGUgcHdtIGNvbnRyb2wgcmVnaXN0ZXIg Zm9yIHRoYXQgZmllbGQKKyAqLworI2RlZmluZSBJUFFfUFdNX01BWF9ESVYJCTB4RkZGRgorCisv KgorICogVHdvIDMyLWJpdCByZWdpc3RlcnMgZm9yIGVhY2ggUFdNOiBSRUcwLCBhbmQgUkVHMS4K KyAqIEJhc2Ugb2Zmc2V0IGZvciBQV00gI2kgaXMgYXQgOCAqICNpLgorICovCisjZGVmaW5lIElQ UV9QV01fQ0ZHX1JFRzAgMCAvKlBXTV9ESVYgUFdNX0hJKi8KKyNkZWZpbmUgSVBRX1BXTV9SRUcw X1BXTV9ESVYJCUdFTk1BU0soMTUsIDApCisjZGVmaW5lIElQUV9QV01fUkVHMF9ISV9EVVJBVElP TglHRU5NQVNLKDMxLCAxNikKKworI2RlZmluZSBJUFFfUFdNX0NGR19SRUcxIDQgLypFTkFCTEUg VVBEQVRFIFBXTV9QUkVfRElWKi8KKyNkZWZpbmUgSVBRX1BXTV9SRUcxX1BSRV9ESVYJCUdFTk1B U0soMTUsIDApCisvKgorICogRW5hYmxlIGJpdCBpcyBzZXQgdG8gZW5hYmxlIG91dHB1dCB0b2dn bGluZyBpbiBwd20gZGV2aWNlLgorICogVXBkYXRlIGJpdCBpcyBzZXQgdG8gcmVmbGVjdCB0aGUg Y2hhbmdlZCBkaXZpZGVyIGFuZCBoaWdoIGR1cmF0aW9uCisgKiB2YWx1ZXMgaW4gcmVnaXN0ZXIu CisgKi8KKyNkZWZpbmUgSVBRX1BXTV9SRUcxX1VQREFURQkJQklUKDMwKQorI2RlZmluZSBJUFFf UFdNX1JFRzFfRU5BQkxFCQlCSVQoMzEpCisKKworc3RydWN0IGlwcV9wd21fY2hpcCB7CisJc3Ry dWN0IHB3bV9jaGlwIGNoaXA7CisJc3RydWN0IGNsayAqY2xrOworCXN0cnVjdCByZWdtYXAgKnJl Z21hcDsKKwl1MzIgcmVnbWFwX29mZjsKK307CisKK3N0YXRpYyBzdHJ1Y3QgaXBxX3B3bV9jaGlw ICp0b19pcHFfcHdtX2NoaXAoc3RydWN0IHB3bV9jaGlwICpjaGlwKQoreworCXJldHVybiBjb250 YWluZXJfb2YoY2hpcCwgc3RydWN0IGlwcV9wd21fY2hpcCwgY2hpcCk7Cit9CisKK3N0YXRpYyB1 bnNpZ25lZCBpbnQgaXBxX3B3bV9yZWdfcmVhZChzdHJ1Y3QgcHdtX2RldmljZSAqcHdtLCB1bnNp Z25lZCByZWcpCit7CisJc3RydWN0IGlwcV9wd21fY2hpcCAqaXBxX2NoaXAgPSB0b19pcHFfcHdt X2NoaXAocHdtLT5jaGlwKTsKKwl1bnNpZ25lZCBpbnQgb2ZmID0gaXBxX2NoaXAtPnJlZ21hcF9v ZmYgKyA4ICogcHdtLT5od3B3bSArIHJlZzsKKwl1bnNpZ25lZCBpbnQgdmFsOworCisJcmVnbWFw X3JlYWQoaXBxX2NoaXAtPnJlZ21hcCwgb2ZmLCAmdmFsKTsKKworCXJldHVybiB2YWw7Cit9CisK K3N0YXRpYyB2b2lkIGlwcV9wd21fcmVnX3dyaXRlKHN0cnVjdCBwd21fZGV2aWNlICpwd20sIHVu c2lnbmVkIHJlZywKKwkJdW5zaWduZWQgdmFsKQoreworCXN0cnVjdCBpcHFfcHdtX2NoaXAgKmlw cV9jaGlwID0gdG9faXBxX3B3bV9jaGlwKHB3bS0+Y2hpcCk7CisJdW5zaWduZWQgaW50IG9mZiA9 IGlwcV9jaGlwLT5yZWdtYXBfb2ZmICsgOCAqIHB3bS0+aHdwd20gKyByZWc7CisKKwlyZWdtYXBf d3JpdGUoaXBxX2NoaXAtPnJlZ21hcCwgb2ZmLCB2YWwpOworfQorCitzdGF0aWMgdm9pZCBjb25m aWdfZGl2X2FuZF9kdXR5KHN0cnVjdCBwd21fZGV2aWNlICpwd20sIHVuc2lnbmVkIGludCBwcmVf ZGl2LAorCQkJdW5zaWduZWQgaW50IHB3bV9kaXYsIHVuc2lnbmVkIGxvbmcgcmF0ZSwgdTY0IGR1 dHlfbnMsCisJCQlib29sIGVuYWJsZSkKK3sKKwl1bnNpZ25lZCBsb25nIGhpX2R1cjsKKwl1bnNp Z25lZCBsb25nIHZhbCA9IDA7CisKKwkvKgorCSAqIGhpZ2ggZHVyYXRpb24gPSBwd20gZHV0eSAq IChwd20gZGl2ICsgMSkKKwkgKiBwd20gZHV0eSA9IGR1dHlfbnMgLyBwZXJpb2RfbnMKKwkgKi8K KwloaV9kdXIgPSBkaXY2NF91NjQoZHV0eV9ucyAqIHJhdGUsIChwcmVfZGl2ICsgMSkgKiBOU0VD X1BFUl9TRUMpOworCisJdmFsID0gRklFTERfUFJFUChJUFFfUFdNX1JFRzBfSElfRFVSQVRJT04s IGhpX2R1cikgfAorCQlGSUVMRF9QUkVQKElQUV9QV01fUkVHMF9QV01fRElWLCBwd21fZGl2KTsK KwlpcHFfcHdtX3JlZ193cml0ZShwd20sIElQUV9QV01fQ0ZHX1JFRzAsIHZhbCk7CisKKwl2YWwg PSBGSUVMRF9QUkVQKElQUV9QV01fUkVHMV9QUkVfRElWLCBwcmVfZGl2KTsKKwlpcHFfcHdtX3Jl Z193cml0ZShwd20sIElQUV9QV01fQ0ZHX1JFRzEsIHZhbCk7CisKKwkvKiBFbmFibGUgbmVlZHMg YSBzZXBhcmF0ZSB3cml0ZSB0byBSRUcxICovCisJdmFsIHw9IElQUV9QV01fUkVHMV9VUERBVEU7 CisJaWYgKGVuYWJsZSkKKwkJdmFsIHw9IElQUV9QV01fUkVHMV9FTkFCTEU7CisJaXBxX3B3bV9y ZWdfd3JpdGUocHdtLCBJUFFfUFdNX0NGR19SRUcxLCB2YWwpOworfQorCitzdGF0aWMgaW50IGlw cV9wd21fYXBwbHkoc3RydWN0IHB3bV9jaGlwICpjaGlwLCBzdHJ1Y3QgcHdtX2RldmljZSAqcHdt LAorCQkJIGNvbnN0IHN0cnVjdCBwd21fc3RhdGUgKnN0YXRlKQoreworCXN0cnVjdCBpcHFfcHdt X2NoaXAgKmlwcV9jaGlwID0gdG9faXBxX3B3bV9jaGlwKGNoaXApOworCXVuc2lnbmVkIGxvbmcg ZnJlcTsKKwl1bnNpZ25lZCBpbnQgcHJlX2RpdiwgcHdtX2RpdiwgYmVzdF9wcmVfZGl2LCBiZXN0 X3B3bV9kaXY7CisJbG9uZyBsb25nIGRpZmY7CisJdW5zaWduZWQgbG9uZyByYXRlID0gY2xrX2dl dF9yYXRlKGlwcV9jaGlwLT5jbGspOworCXVuc2lnbmVkIGxvbmcgbWluX2RpZmYgPSByYXRlOwor CXU2NCBwZXJpb2RfbnMsIGR1dHlfbnM7CisKKwlpZiAoc3RhdGUtPnBvbGFyaXR5ICE9IFBXTV9Q T0xBUklUWV9OT1JNQUwpCisJCXJldHVybiAtRUlOVkFMOworCisJaWYgKHN0YXRlLT5wZXJpb2Qg PCBkaXY2NF91NjQoTlNFQ19QRVJfU0VDLCByYXRlKSkKKwkJcmV0dXJuIC1FUkFOR0U7CisKKwlw ZXJpb2RfbnMgPSBtaW4oc3RhdGUtPnBlcmlvZCwgSVBRX1BXTV9NQVhfUEVSSU9EX05TKTsKKwlk dXR5X25zID0gbWluKHN0YXRlLT5kdXR5X2N5Y2xlLCBwZXJpb2RfbnMpOworCisJLyogZnJlcSBp biBIeiBmb3IgcGVyaW9kIGluIG5hbm8gc2Vjb25kICovCisJZnJlcSA9IGRpdjY0X3U2NChOU0VD X1BFUl9TRUMsIHBlcmlvZF9ucyk7CisJYmVzdF9wcmVfZGl2ID0gSVBRX1BXTV9NQVhfRElWOwor CWJlc3RfcHdtX2RpdiA9IElQUV9QV01fTUFYX0RJVjsKKwkvKiBJbml0aWFsIHByZV9kaXYgdmFs dWUgc3VjaCB0aGF0IHB3bV9kaXYgPCBJUFFfUFdNX01BWF9ESVYgKi8KKwlwcmVfZGl2ID0gRElW NjRfVTY0X1JPVU5EX1VQKHBlcmlvZF9ucyAqIHJhdGUsCisJCQkodTY0KU5TRUNfUEVSX1NFQyAq IChJUFFfUFdNX01BWF9ESVYgKyAxKSk7CisKKwlmb3IgKDsgcHJlX2RpdiA8PSBJUFFfUFdNX01B WF9ESVY7IHByZV9kaXYrKykgeworCQlwd21fZGl2ID0gRElWNjRfVTY0X1JPVU5EX1VQKHBlcmlv ZF9ucyAqIHJhdGUsCisJCQkJKHU2NClOU0VDX1BFUl9TRUMgKiAocHJlX2RpdiArIDEpKTsKKwkJ cHdtX2Rpdi0tOworCisJCWlmIChwcmVfZGl2ID4gcHdtX2RpdikKKwkJCWJyZWFrOworCisJCS8q CisJCSAqIE1ha2Ugc3VyZSB3ZSBjYW4gZG8gMTAwJSBkdXR5IGN5Y2xlIHdoZXJlCisJCSAqIGhp X2R1ciA9PSBwd21fZGl2ICsgMQorCQkgKi8KKwkJaWYgKHB3bV9kaXYgPiBJUFFfUFdNX01BWF9E SVYgLSAxKQorCQkJY29udGludWU7CisKKwkJZGlmZiA9ICgodWludDY0X3QpZnJlcSAqIChwcmVf ZGl2ICsgMSkgKiAocHdtX2RpdiArIDEpKQorCQkJLSAodWludDY0X3QpcmF0ZTsKKworCQlpZiAo ZGlmZiA8IDApIC8qIHBlcmlvZCBsYXJnZXIgdGhhbiByZXF1ZXN0ZWQgKi8KKwkJCWNvbnRpbnVl OworCQlpZiAoZGlmZiA9PSAwKSB7IC8qIGJpbmdvICovCisJCQliZXN0X3ByZV9kaXYgPSBwcmVf ZGl2OworCQkJYmVzdF9wd21fZGl2ID0gcHdtX2RpdjsKKwkJCWJyZWFrOworCQl9CisJCWlmIChk aWZmIDwgbWluX2RpZmYpIHsKKwkJCW1pbl9kaWZmID0gZGlmZjsKKwkJCWJlc3RfcHJlX2RpdiA9 IHByZV9kaXY7CisJCQliZXN0X3B3bV9kaXYgPSBwd21fZGl2OworCQl9CisJfQorCisJLyogY29u ZmlnIGRpdmlkZXIgdmFsdWVzIGZvciB0aGUgY2xvc2VzdCBwb3NzaWJsZSBmcmVxdWVuY3kgKi8K Kwljb25maWdfZGl2X2FuZF9kdXR5KHB3bSwgYmVzdF9wcmVfZGl2LCBiZXN0X3B3bV9kaXYsCisJ CQkgICAgcmF0ZSwgZHV0eV9ucywgc3RhdGUtPmVuYWJsZWQpOworCisJcmV0dXJuIDA7Cit9CisK K3N0YXRpYyB2b2lkIGlwcV9wd21fZ2V0X3N0YXRlKHN0cnVjdCBwd21fY2hpcCAqY2hpcCwgc3Ry dWN0IHB3bV9kZXZpY2UgKnB3bSwKKwkJCSAgICAgIHN0cnVjdCBwd21fc3RhdGUgKnN0YXRlKQor eworCXN0cnVjdCBpcHFfcHdtX2NoaXAgKmlwcV9jaGlwID0gdG9faXBxX3B3bV9jaGlwKGNoaXAp OworCXVuc2lnbmVkIGxvbmcgcmF0ZSA9IGNsa19nZXRfcmF0ZShpcHFfY2hpcC0+Y2xrKTsKKwl1 bnNpZ25lZCBpbnQgcHJlX2RpdiwgcHdtX2RpdiwgaGlfZHVyOworCXU2NCBlZmZlY3RpdmVfZGl2 LCBoaV9kaXY7CisJdTMyIHJlZzAsIHJlZzE7CisKKwlyZWcwID0gaXBxX3B3bV9yZWdfcmVhZChw d20sIElQUV9QV01fQ0ZHX1JFRzApOworCXJlZzEgPSBpcHFfcHdtX3JlZ19yZWFkKHB3bSwgSVBR X1BXTV9DRkdfUkVHMSk7CisKKwlzdGF0ZS0+cG9sYXJpdHkgPSBQV01fUE9MQVJJVFlfTk9STUFM OworCXN0YXRlLT5lbmFibGVkID0gcmVnMSAmIElQUV9QV01fUkVHMV9FTkFCTEU7CisKKwlwd21f ZGl2ID0gRklFTERfR0VUKElQUV9QV01fUkVHMF9QV01fRElWLCByZWcwKTsKKwloaV9kdXIgPSBG SUVMRF9HRVQoSVBRX1BXTV9SRUcwX0hJX0RVUkFUSU9OLCByZWcwKTsKKwlwcmVfZGl2ID0gRklF TERfR0VUKElQUV9QV01fUkVHMV9QUkVfRElWLCByZWcxKTsKKworCS8qIE5vIG92ZXJmbG93IGhl cmUsIGJvdGggcHJlX2RpdiBhbmQgcHdtX2RpdiA8PSAweGZmZmYgKi8KKwllZmZlY3RpdmVfZGl2 ID0gKHU2NCkocHJlX2RpdiArIDEpICogKHB3bV9kaXYgKyAxKTsKKwlzdGF0ZS0+cGVyaW9kID0g ZGl2NjRfdTY0KGVmZmVjdGl2ZV9kaXYgKiBOU0VDX1BFUl9TRUMsIHJhdGUpOworCisJaGlfZGl2 ID0gaGlfZHVyICogKHByZV9kaXYgKyAxKTsKKwlzdGF0ZS0+ZHV0eV9jeWNsZSA9IGRpdjY0X3U2 NChoaV9kaXYgKiBOU0VDX1BFUl9TRUMsIHJhdGUpOworfQorCitzdGF0aWMgY29uc3Qgc3RydWN0 IHB3bV9vcHMgaXBxX3B3bV9vcHMgPSB7CisJLmFwcGx5ID0gaXBxX3B3bV9hcHBseSwKKwkuZ2V0 X3N0YXRlID0gaXBxX3B3bV9nZXRfc3RhdGUsCisJLm93bmVyID0gVEhJU19NT0RVTEUsCit9Owor CitzdGF0aWMgaW50IGlwcV9wd21fcHJvYmUoc3RydWN0IHBsYXRmb3JtX2RldmljZSAqcGRldikK K3sKKwlzdHJ1Y3QgaXBxX3B3bV9jaGlwICpwd207CisJc3RydWN0IGRldmljZSAqZGV2ID0gJnBk ZXYtPmRldjsKKwlpbnQgcmV0OworCisJcHdtID0gZGV2bV9remFsbG9jKGRldiwgc2l6ZW9mKCpw d20pLCBHRlBfS0VSTkVMKTsKKwlpZiAoIXB3bSkKKwkJcmV0dXJuIC1FTk9NRU07CisKKwlwbGF0 Zm9ybV9zZXRfZHJ2ZGF0YShwZGV2LCBwd20pOworCisJcHdtLT5yZWdtYXAgPSBzeXNjb25fbm9k ZV90b19yZWdtYXAoZGV2LT5wYXJlbnQtPm9mX25vZGUpOworCWlmIChJU19FUlIocHdtLT5yZWdt YXApKQorCQlyZXR1cm4gZGV2X2Vycl9wcm9iZShkZXYsIFBUUl9FUlIocHdtLT5yZWdtYXApLAor CQkJCSJyZWdzIG1hcCBmYWlsZWQiKTsKKworCXJldCA9IG9mX3Byb3BlcnR5X3JlYWRfdTMyKGRl di0+b2Zfbm9kZSwgIm9mZnNldCIsICZwd20tPnJlZ21hcF9vZmYpOworCWlmIChyZXQpCisJCXJl dHVybiBkZXZfZXJyX3Byb2JlKGRldiwgcmV0LCAiZXJyb3IgcmVhZGluZyAnb2Zmc2V0JyIpOwor CisJcHdtLT5jbGsgPSBkZXZtX2Nsa19nZXQoZGV2LCAiY29yZSIpOworCWlmIChJU19FUlIocHdt LT5jbGspKQorCQlyZXR1cm4gZGV2X2Vycl9wcm9iZShkZXYsIFBUUl9FUlIocHdtLT5jbGspLAor CQkJCSJmYWlsZWQgdG8gZ2V0IGNvcmUgY2xvY2siKTsKKworCXJldCA9IGNsa19wcmVwYXJlX2Vu YWJsZShwd20tPmNsayk7CisJaWYgKHJldCkKKwkJcmV0dXJuIGRldl9lcnJfcHJvYmUoZGV2LCBy ZXQsICJjbG9jayBlbmFibGUgZmFpbGVkIik7CisKKwlwd20tPmNoaXAuZGV2ID0gZGV2OworCXB3 bS0+Y2hpcC5vcHMgPSAmaXBxX3B3bV9vcHM7CisJcHdtLT5jaGlwLm5wd20gPSA0OworCisJcmV0 ID0gcHdtY2hpcF9hZGQoJnB3bS0+Y2hpcCk7CisJaWYgKHJldCA8IDApIHsKKwkJZGV2X2Vycl9w cm9iZShkZXYsIHJldCwgInB3bWNoaXBfYWRkKCkgZmFpbGVkXG4iKTsKKwkJY2xrX2Rpc2FibGVf dW5wcmVwYXJlKHB3bS0+Y2xrKTsKKwkJcmV0dXJuIHJldDsKKwl9CisKKwlyZXR1cm4gMDsKK30K Kworc3RhdGljIGludCBpcHFfcHdtX3JlbW92ZShzdHJ1Y3QgcGxhdGZvcm1fZGV2aWNlICpwZGV2 KQoreworCXN0cnVjdCBpcHFfcHdtX2NoaXAgKnB3bSA9IHBsYXRmb3JtX2dldF9kcnZkYXRhKHBk ZXYpOworCisJcHdtY2hpcF9yZW1vdmUoJnB3bS0+Y2hpcCk7CisJY2xrX2Rpc2FibGVfdW5wcmVw YXJlKHB3bS0+Y2xrKTsKKworCXJldHVybiAwOworfQorCitzdGF0aWMgY29uc3Qgc3RydWN0IG9m X2RldmljZV9pZCBwd21faXBxX2R0X21hdGNoW10gPSB7CisJeyAuY29tcGF0aWJsZSA9ICJxY29t LGlwcTYwMTgtcHdtIiwgfSwKKwl7fQorfTsKK01PRFVMRV9ERVZJQ0VfVEFCTEUob2YsIHB3bV9p cHFfZHRfbWF0Y2gpOworCitzdGF0aWMgc3RydWN0IHBsYXRmb3JtX2RyaXZlciBpcHFfcHdtX2Ry aXZlciA9IHsKKwkuZHJpdmVyID0geworCQkubmFtZSA9ICJpcHEtcHdtIiwKKwkJLm9mX21hdGNo X3RhYmxlID0gcHdtX2lwcV9kdF9tYXRjaCwKKwl9LAorCS5wcm9iZSA9IGlwcV9wd21fcHJvYmUs CisJLnJlbW92ZSA9IGlwcV9wd21fcmVtb3ZlLAorfTsKKworbW9kdWxlX3BsYXRmb3JtX2RyaXZl cihpcHFfcHdtX2RyaXZlcik7CisKK01PRFVMRV9MSUNFTlNFKCJEdWFsIEJTRC9HUEwiKTsKLS0g CjIuMzAuMgoKCl9fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19f CmxpbnV4LWFybS1rZXJuZWwgbWFpbGluZyBsaXN0CmxpbnV4LWFybS1rZXJuZWxAbGlzdHMuaW5m cmFkZWFkLm9yZwpodHRwOi8vbGlzdHMuaW5mcmFkZWFkLm9yZy9tYWlsbWFuL2xpc3RpbmZvL2xp bnV4LWFybS1rZXJuZWwK