From mboxrd@z Thu Jan 1 00:00:00 1970 From: Kever Yang Subject: Re: [PATCH v4 6/7] rockchip: Add Single boot image (with binman, pad_cat) Date: Sun, 10 Nov 2019 22:19:28 +0800 Message-ID: <2df468d9-b76b-3ad9-ce18-a8c7afb45837@rock-chips.com> References: <20191023195652.7158-1-jagan@amarulasolutions.com> <20191023195652.7158-7-jagan@amarulasolutions.com> Mime-Version: 1.0 Content-Type: text/plain; charset="utf-8"; Format="flowed" Content-Transfer-Encoding: base64 Return-path: In-Reply-To: <20191023195652.7158-7-jagan-dyjBcgdgk7Pe9wHmmfpqLFaTQe2KTcn/@public.gmane.org> Content-Language: en-US List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Sender: "Linux-rockchip" Errors-To: linux-rockchip-bounces+glpar-linux-rockchip=m.gmane.org-IAPFreCvJWM7uuMidbF8XUB+6BGkLq7r@public.gmane.org To: Jagan Teki , Simon Glass , Philipp Tomsich Cc: u-boot-0aAXYlwwYIKGBzrmiIFOJg@public.gmane.org, "Matwey V . Kornilov" , linux-amarula-dyjBcgdgk7Pe9wHmmfpqLFaTQe2KTcn/@public.gmane.org, linux-rockchip-IAPFreCvJWM7uuMidbF8XUB+6BGkLq7r@public.gmane.org List-Id: linux-rockchip.vger.kernel.org Ck9uIDIwMTkvMTAvMjQg5LiK5Y2IMzo1NiwgSmFnYW4gVGVraSB3cm90ZToKPiBBbGwgcm9ja2No aXAgcGxhdGZvcm1zIHN1cHBvcnQgVFBMIG9yIFNQTC1iYXNlZCBib290bG9hZGVyCj4gaW4gbWFp bmxpbmUgd2l0aCBVLUJvb3QgcHJvcGVyIGFzIGZpbmFsIHN0YWdlLiBGb3IgZWFjaAo+IHN0YWdl IHdlIG5lZWQgdG8gYnVybiB0aGUgaW1hZ2Ugb24gdG8gZmxhc2ggd2l0aCByZXNwZWN0aXZlCj4g b2Zmc2V0cy4KPgo+IFRoaXMgcGF0Y2ggY3JlYXRlcyBhIHNpbmdsZSBib290IGltYWdlIGNvbXBv bmVudCB1c2luZwo+IC0gYmlubWFuLCBmb3IgYXJtMzIgcm9ja2NoaXAgcGxhdGZvcm1zCj4gLSBw YWRfY2F0LCBmb3IgYXJtNjQgcm9ja2NoaXAgcGxhdGZvcm1zLgo+Cj4gVGhpcyB3b3VsZCBoZWxw IHVzZXJzIHRvIGdldCByaWQgb2YgYnVybmluZyBkaWZmZXJlbnQKPiBib290IHN0YWdlIGltYWdl cy4KPgo+IFRoZSBuZXcgaW1hZ2UgY2FsbGVkICd1LWJvb3Qtcm9ja2NoaXAuYmluJwo+IHdoaWNo IGNhbiBidXJuIGludG8gZmxhc2ggbGlrZToKPgo+IOKCuSBzdWRvIGRkIGlmPXUtYm9vdC1yb2Nr Y2hpcC5iaW4gb2Y9L2Rldi9zZGEgc2Vlaz02NAo+Cj4gVGhpcyB3b3VsZCBzdXBwb3J0IGFsbCBy b2NrY2hpcCBwbGF0Zm9ybXMsIGV4Y2VwdCByazMxMjgKPiBzaW5jZSBpdCBkb2Vzbid0IHN1cHBv cnQgZm9yIFNQTCB5ZXQuCj4KPiBDYzogS2V2ZXIgWWFuZyA8a2V2ZXIueWFuZ0Byb2NrLWNoaXBz LmNvbT4KPiBDYzogTWF0d2V5IFYuIEtvcm5pbG92IDxtYXR3ZXkua29ybmlsb3ZAZ21haWwuY29t Pgo+IFNpZ25lZC1vZmYtYnk6IEphZ2FuIFRla2kgPGphZ2FuQGFtYXJ1bGFzb2x1dGlvbnMuY29t PgoKUmV2aWV3ZWQtYnk6IEtldmVyIFlhbmcgPGtldmVyLnlhbmdAcm9jay1jaGlwcy5jb20+CgpU aGFua3MsCi0gS2V2ZXIKPiAtLS0KPiAgIE1ha2VmaWxlICAgICAgICAgICAgICAgICAgICAgICAg ICB8IDE4ICsrKysrKysrKysrKysrLS0tLQo+ICAgYXJjaC9hcm0vS2NvbmZpZyAgICAgICAgICAg ICAgICAgIHwgIDEgKwo+ICAgYXJjaC9hcm0vZHRzL3JrMzAzNi11LWJvb3QuZHRzaSAgIHwgIDIg KysKPiAgIGFyY2gvYXJtL2R0cy9yazMyODgtdS1ib290LmR0c2kgICB8ICAyICsrCj4gICBhcmNo L2FybS9kdHMvcm9ja2NoaXAtdS1ib290LmR0c2kgfCAyMSArKysrKysrKysrKysrKysrKysrKysK PiAgIGluY2x1ZGUvY29uZmlncy9yb2NrY2hpcC1jb21tb24uaCB8ICAyICsrCj4gICA2IGZpbGVz IGNoYW5nZWQsIDQyIGluc2VydGlvbnMoKyksIDQgZGVsZXRpb25zKC0pCj4gICBjcmVhdGUgbW9k ZSAxMDA2NDQgYXJjaC9hcm0vZHRzL3JvY2tjaGlwLXUtYm9vdC5kdHNpCj4KPiBkaWZmIC0tZ2l0 IGEvTWFrZWZpbGUgYi9NYWtlZmlsZQo+IGluZGV4IGE0Mjc4MTcwZDQuLjZjNzAxMDZjNmUgMTAw NjQ0Cj4gLS0tIGEvTWFrZWZpbGUKPiArKysgYi9NYWtlZmlsZQo+IEBAIC04ODcsNyArODg3LDcg QEAgQUxMLXkgKz0gdS1ib290LXdpdGgtZHRiLmJpbgo+ICAgZW5kaWYKPiAgIAo+ICAgaWZlcSAo JChDT05GSUdfQVJDSF9ST0NLQ0hJUCkkKENPTkZJR19TUEwpLHl5KQo+IC1BTEwteSArPSB1LWJv b3Qtc3BsLXJvY2tjaGlwLmJpbgo+ICtBTEwteSArPSB1LWJvb3Qtcm9ja2NoaXAuYmluCj4gICBl bmRpZgo+ICAgCj4gICBMREZMQUdTX3UtYm9vdCArPSAkKExERkxBR1NfRklOQUwpCj4gQEAgLTEz NDcsMTUgKzEzNDcsMjUgQEAgaWZlcSAoJChDT05GSUdfU1BMKSQoQ09ORklHX1RQTCkseXkpCj4g ICBNS0lNQUdFRkxBR1NfdS1ib290LXRwbC1yb2NrY2hpcC5iaW4gPSAtbiAkKENPTkZJR19TWVNf U09DKSAtVCAkKFJPQ0tDSElQX0lNR19UWVBFKQo+ICAgdHBsL3UtYm9vdC10cGwtcm9ja2NoaXAu YmluOiB0cGwvdS1ib290LXRwbC5iaW4gRk9SQ0UKPiAgIAkkKGNhbGwgaWZfY2hhbmdlZCxta2lt YWdlKQo+IC11LWJvb3Qtc3BsLXJvY2tjaGlwLmJpbjogdHBsL3UtYm9vdC10cGwtcm9ja2NoaXAu YmluIHNwbC91LWJvb3Qtc3BsLmJpbiBGT1JDRQo+ICtzcGwvdS1ib290LXNwbC1yb2NrY2hpcC5i aW46IHRwbC91LWJvb3QtdHBsLXJvY2tjaGlwLmJpbiBzcGwvdS1ib290LXNwbC5iaW4gRk9SQ0UK PiAgIAkkKGNhbGwgaWZfY2hhbmdlZCxjYXQpCj4gICBlbHNlCj4gICBNS0lNQUdFRkxBR1NfdS1i b290LXNwbC1yb2NrY2hpcC5iaW4gPSAtbiAkKENPTkZJR19TWVNfU09DKSAtVCAkKFJPQ0tDSElQ X0lNR19UWVBFKQo+IC11LWJvb3Qtc3BsLXJvY2tjaGlwLmJpbjogc3BsL3UtYm9vdC1zcGwuYmlu IEZPUkNFCj4gK3NwbC91LWJvb3Qtc3BsLXJvY2tjaGlwLmJpbjogc3BsL3UtYm9vdC1zcGwuYmlu IEZPUkNFCj4gICAJJChjYWxsIGlmX2NoYW5nZWQsbWtpbWFnZSkKPiAgIGVuZGlmCj4gICAKPiAt ZW5kaWYKPiAraWZlcSAoJChDT05GSUdfQVJNNjQpLCkKPiArdS1ib290LXJvY2tjaGlwLmJpbjog c3BsL3UtYm9vdC1zcGwtcm9ja2NoaXAuYmluIHUtYm9vdC5pbWcgRk9SQ0UKPiArCSQoY2FsbCBp Zl9jaGFuZ2VkLGJpbm1hbikKPiArZWxzZQo+ICtPQkpDT1BZRkxBR1NfdS1ib290LXJvY2tjaGlw LmJpbiA9IC1JIGJpbmFyeSAtTyBiaW5hcnkgXAo+ICsJLS1wYWQtdG89JChDT05GSUdfU1BMX1BB RF9UTykgLS1nYXAtZmlsbD0weGZmCj4gK3UtYm9vdC1yb2NrY2hpcC5iaW46IHNwbC91LWJvb3Qt c3BsLXJvY2tjaGlwLmJpbiB1LWJvb3QuaXRiIEZPUkNFCj4gKwkkKGNhbGwgaWZfY2hhbmdlZCxw YWRfY2F0KQo+ICtlbmRpZiAjIENPTkZJR19BUk02NAo+ICsKPiArZW5kaWYgIyBDT05GSUdfQVJD SF9ST0NLQ0hJUAo+ICAgCj4gICBpZmVxICgkKENPTkZJR19BUkNIX0xQQzMyWFgpJChDT05GSUdf U1BMKSx5eSkKPiAgIE1LSU1BR0VGTEFHU19scGMzMnh4LXNwbC5pbWcgPSAtVCBscGMzMnh4aW1h Z2UgLWEgJChDT05GSUdfU1BMX1RFWFRfQkFTRSkKPiBkaWZmIC0tZ2l0IGEvYXJjaC9hcm0vS2Nv bmZpZyBiL2FyY2gvYXJtL0tjb25maWcKPiBpbmRleCAxZGYyYWJhM2MyLi44MTA3NDE0NjI2IDEw MDY0NAo+IC0tLSBhL2FyY2gvYXJtL0tjb25maWcKPiArKysgYi9hcmNoL2FybS9LY29uZmlnCj4g QEAgLTE1OTQsNiArMTU5NCw3IEBAIGNvbmZpZyBBUkNIX1NUTTMyTVAKPiAgIGNvbmZpZyBBUkNI X1JPQ0tDSElQCj4gICAJYm9vbCAiU3VwcG9ydCBSb2NrY2hpcCBTb0NzIgo+ICAgCXNlbGVjdCBC TEsKPiArCXNlbGVjdCBCSU5NQU4gaWYgIUFSTTY0Cj4gICAJc2VsZWN0IERNCj4gICAJc2VsZWN0 IERNX0dQSU8KPiAgIAlzZWxlY3QgRE1fSTJDCj4gZGlmZiAtLWdpdCBhL2FyY2gvYXJtL2R0cy9y azMwMzYtdS1ib290LmR0c2kgYi9hcmNoL2FybS9kdHMvcmszMDM2LXUtYm9vdC5kdHNpCj4gaW5k ZXggMWU3ZDA3OTMxNS4uNDFhYzA1NGI4MSAxMDA2NDQKPiAtLS0gYS9hcmNoL2FybS9kdHMvcmsz MDM2LXUtYm9vdC5kdHNpCj4gKysrIGIvYXJjaC9hcm0vZHRzL3JrMzAzNi11LWJvb3QuZHRzaQo+ IEBAIC0yLDMgKzIsNSBAQAo+ICAgLyoKPiAgICAqIENvcHlyaWdodCAoQykgMjAxOSBKYWdhbiBU ZWtpIDxqYWdhbkBhbWFydWxhc29sdXRpb25zLmNvbT4KPiAgICAqLwo+ICsKPiArI2luY2x1ZGUg InJvY2tjaGlwLXUtYm9vdC5kdHNpIgo+IGRpZmYgLS1naXQgYS9hcmNoL2FybS9kdHMvcmszMjg4 LXUtYm9vdC5kdHNpIGIvYXJjaC9hcm0vZHRzL3JrMzI4OC11LWJvb3QuZHRzaQo+IGluZGV4IDNm MDBhM2I2ZDMuLjZkMzE3MzUzNjIgMTAwNjQ0Cj4gLS0tIGEvYXJjaC9hcm0vZHRzL3JrMzI4OC11 LWJvb3QuZHRzaQo+ICsrKyBiL2FyY2gvYXJtL2R0cy9yazMyODgtdS1ib290LmR0c2kKPiBAQCAt Myw2ICszLDggQEAKPiAgICAqIENvcHlyaWdodCAoQykgMjAxOSBSb2NrY2hpcCBFbGVjdHJvbmlj cyBDby4sIEx0ZAo+ICAgICovCj4gICAKPiArI2luY2x1ZGUgInJvY2tjaGlwLXUtYm9vdC5kdHNp Igo+ICsKPiAgIC8gewo+ICAgCWNob3NlbiB7Cj4gICAJCXUtYm9vdCxzcGwtYm9vdC1vcmRlciA9 IFwKPiBkaWZmIC0tZ2l0IGEvYXJjaC9hcm0vZHRzL3JvY2tjaGlwLXUtYm9vdC5kdHNpIGIvYXJj aC9hcm0vZHRzL3JvY2tjaGlwLXUtYm9vdC5kdHNpCj4gbmV3IGZpbGUgbW9kZSAxMDA2NDQKPiBp bmRleCAwMDAwMDAwMDAwLi5iYzBiMTQxMmEyCj4gLS0tIC9kZXYvbnVsbAo+ICsrKyBiL2FyY2gv YXJtL2R0cy9yb2NrY2hpcC11LWJvb3QuZHRzaQo+IEBAIC0wLDAgKzEsMjEgQEAKPiArLy8gU1BE WC1MaWNlbnNlLUlkZW50aWZpZXI6IEdQTC0yLjArCj4gKy8qCj4gKyAqIENvcHlyaWdodCAoQykg MjAxOSBKYWdhbiBUZWtpIDxqYWdhbkBhbWFydWxhc29sdXRpb25zLmNvbT4KPiArICovCj4gKwo+ ICsjaW5jbHVkZSA8Y29uZmlnLmg+Cj4gKwo+ICsvIHsKPiArCWJpbm1hbiB7Cj4gKwkJZmlsZW5h bWUgPSAidS1ib290LXJvY2tjaGlwLmJpbiI7Cj4gKwkJcGFkLWJ5dGUgPSA8MHhmZj47Cj4gKwo+ ICsJCWJsb2Igewo+ICsJCQlmaWxlbmFtZSA9ICJzcGwvdS1ib290LXNwbC1yb2NrY2hpcC5iaW4i Owo+ICsJCX07Cj4gKwo+ICsJCXUtYm9vdC1pbWcgewo+ICsJCQlvZmZzZXQgPSA8Q09ORklHX1NQ TF9QQURfVE8+Owo+ICsJCX07Cj4gKwl9Owo+ICt9Owo+IGRpZmYgLS1naXQgYS9pbmNsdWRlL2Nv bmZpZ3Mvcm9ja2NoaXAtY29tbW9uLmggYi9pbmNsdWRlL2NvbmZpZ3Mvcm9ja2NoaXAtY29tbW9u LmgKPiBpbmRleCA2OGUxMTA1YTRiLi5kN2Y1Y2E5ZmE0IDEwMDY0NAo+IC0tLSBhL2luY2x1ZGUv Y29uZmlncy9yb2NrY2hpcC1jb21tb24uaAo+ICsrKyBiL2luY2x1ZGUvY29uZmlncy9yb2NrY2hp cC1jb21tb24uaAo+IEBAIC05LDYgKzksOCBAQAo+ICAgCj4gICAjZGVmaW5lIENPTkZJR19TWVNf TlMxNjU1MF9NRU0zMgo+ICAgCj4gKyNkZWZpbmUgQ09ORklHX1NQTF9QQURfVE8JCTgzNTU4NDAK PiArCj4gICAjaWZuZGVmIENPTkZJR19TUExfQlVJTEQKPiAgIAo+ICAgLyogRmlyc3QgdHJ5IHRv IGJvb3QgZnJvbSBTRCAoaW5kZXggMCksIHRoZW4gZU1NQyAoaW5kZXggMSkgKi8KCgoKX19fX19f X19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX18KTGludXgtcm9ja2NoaXAg bWFpbGluZyBsaXN0CkxpbnV4LXJvY2tjaGlwQGxpc3RzLmluZnJhZGVhZC5vcmcKaHR0cDovL2xp c3RzLmluZnJhZGVhZC5vcmcvbWFpbG1hbi9saXN0aW5mby9saW51eC1yb2NrY2hpcAo= From mboxrd@z Thu Jan 1 00:00:00 1970 From: Kever Yang Date: Sun, 10 Nov 2019 22:19:28 +0800 Subject: [U-Boot] [PATCH v4 6/7] rockchip: Add Single boot image (with binman, pad_cat) In-Reply-To: <20191023195652.7158-7-jagan@amarulasolutions.com> References: <20191023195652.7158-1-jagan@amarulasolutions.com> <20191023195652.7158-7-jagan@amarulasolutions.com> Message-ID: <2df468d9-b76b-3ad9-ce18-a8c7afb45837@rock-chips.com> List-Id: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: 8bit To: u-boot@lists.denx.de On 2019/10/24 上午3:56, Jagan Teki wrote: > All rockchip platforms support TPL or SPL-based bootloader > in mainline with U-Boot proper as final stage. For each > stage we need to burn the image on to flash with respective > offsets. > > This patch creates a single boot image component using > - binman, for arm32 rockchip platforms > - pad_cat, for arm64 rockchip platforms. > > This would help users to get rid of burning different > boot stage images. > > The new image called 'u-boot-rockchip.bin' > which can burn into flash like: > > ₹ sudo dd if=u-boot-rockchip.bin of=/dev/sda seek=64 > > This would support all rockchip platforms, except rk3128 > since it doesn't support for SPL yet. > > Cc: Kever Yang > Cc: Matwey V. Kornilov > Signed-off-by: Jagan Teki Reviewed-by: Kever Yang Thanks, - Kever > --- > Makefile | 18 ++++++++++++++---- > arch/arm/Kconfig | 1 + > arch/arm/dts/rk3036-u-boot.dtsi | 2 ++ > arch/arm/dts/rk3288-u-boot.dtsi | 2 ++ > arch/arm/dts/rockchip-u-boot.dtsi | 21 +++++++++++++++++++++ > include/configs/rockchip-common.h | 2 ++ > 6 files changed, 42 insertions(+), 4 deletions(-) > create mode 100644 arch/arm/dts/rockchip-u-boot.dtsi > > diff --git a/Makefile b/Makefile > index a4278170d4..6c70106c6e 100644 > --- a/Makefile > +++ b/Makefile > @@ -887,7 +887,7 @@ ALL-y += u-boot-with-dtb.bin > endif > > ifeq ($(CONFIG_ARCH_ROCKCHIP)$(CONFIG_SPL),yy) > -ALL-y += u-boot-spl-rockchip.bin > +ALL-y += u-boot-rockchip.bin > endif > > LDFLAGS_u-boot += $(LDFLAGS_FINAL) > @@ -1347,15 +1347,25 @@ ifeq ($(CONFIG_SPL)$(CONFIG_TPL),yy) > MKIMAGEFLAGS_u-boot-tpl-rockchip.bin = -n $(CONFIG_SYS_SOC) -T $(ROCKCHIP_IMG_TYPE) > tpl/u-boot-tpl-rockchip.bin: tpl/u-boot-tpl.bin FORCE > $(call if_changed,mkimage) > -u-boot-spl-rockchip.bin: tpl/u-boot-tpl-rockchip.bin spl/u-boot-spl.bin FORCE > +spl/u-boot-spl-rockchip.bin: tpl/u-boot-tpl-rockchip.bin spl/u-boot-spl.bin FORCE > $(call if_changed,cat) > else > MKIMAGEFLAGS_u-boot-spl-rockchip.bin = -n $(CONFIG_SYS_SOC) -T $(ROCKCHIP_IMG_TYPE) > -u-boot-spl-rockchip.bin: spl/u-boot-spl.bin FORCE > +spl/u-boot-spl-rockchip.bin: spl/u-boot-spl.bin FORCE > $(call if_changed,mkimage) > endif > > -endif > +ifeq ($(CONFIG_ARM64),) > +u-boot-rockchip.bin: spl/u-boot-spl-rockchip.bin u-boot.img FORCE > + $(call if_changed,binman) > +else > +OBJCOPYFLAGS_u-boot-rockchip.bin = -I binary -O binary \ > + --pad-to=$(CONFIG_SPL_PAD_TO) --gap-fill=0xff > +u-boot-rockchip.bin: spl/u-boot-spl-rockchip.bin u-boot.itb FORCE > + $(call if_changed,pad_cat) > +endif # CONFIG_ARM64 > + > +endif # CONFIG_ARCH_ROCKCHIP > > ifeq ($(CONFIG_ARCH_LPC32XX)$(CONFIG_SPL),yy) > MKIMAGEFLAGS_lpc32xx-spl.img = -T lpc32xximage -a $(CONFIG_SPL_TEXT_BASE) > diff --git a/arch/arm/Kconfig b/arch/arm/Kconfig > index 1df2aba3c2..8107414626 100644 > --- a/arch/arm/Kconfig > +++ b/arch/arm/Kconfig > @@ -1594,6 +1594,7 @@ config ARCH_STM32MP > config ARCH_ROCKCHIP > bool "Support Rockchip SoCs" > select BLK > + select BINMAN if !ARM64 > select DM > select DM_GPIO > select DM_I2C > diff --git a/arch/arm/dts/rk3036-u-boot.dtsi b/arch/arm/dts/rk3036-u-boot.dtsi > index 1e7d079315..41ac054b81 100644 > --- a/arch/arm/dts/rk3036-u-boot.dtsi > +++ b/arch/arm/dts/rk3036-u-boot.dtsi > @@ -2,3 +2,5 @@ > /* > * Copyright (C) 2019 Jagan Teki > */ > + > +#include "rockchip-u-boot.dtsi" > diff --git a/arch/arm/dts/rk3288-u-boot.dtsi b/arch/arm/dts/rk3288-u-boot.dtsi > index 3f00a3b6d3..6d31735362 100644 > --- a/arch/arm/dts/rk3288-u-boot.dtsi > +++ b/arch/arm/dts/rk3288-u-boot.dtsi > @@ -3,6 +3,8 @@ > * Copyright (C) 2019 Rockchip Electronics Co., Ltd > */ > > +#include "rockchip-u-boot.dtsi" > + > / { > chosen { > u-boot,spl-boot-order = \ > diff --git a/arch/arm/dts/rockchip-u-boot.dtsi b/arch/arm/dts/rockchip-u-boot.dtsi > new file mode 100644 > index 0000000000..bc0b1412a2 > --- /dev/null > +++ b/arch/arm/dts/rockchip-u-boot.dtsi > @@ -0,0 +1,21 @@ > +// SPDX-License-Identifier: GPL-2.0+ > +/* > + * Copyright (C) 2019 Jagan Teki > + */ > + > +#include > + > +/ { > + binman { > + filename = "u-boot-rockchip.bin"; > + pad-byte = <0xff>; > + > + blob { > + filename = "spl/u-boot-spl-rockchip.bin"; > + }; > + > + u-boot-img { > + offset = ; > + }; > + }; > +}; > diff --git a/include/configs/rockchip-common.h b/include/configs/rockchip-common.h > index 68e1105a4b..d7f5ca9fa4 100644 > --- a/include/configs/rockchip-common.h > +++ b/include/configs/rockchip-common.h > @@ -9,6 +9,8 @@ > > #define CONFIG_SYS_NS16550_MEM32 > > +#define CONFIG_SPL_PAD_TO 8355840 > + > #ifndef CONFIG_SPL_BUILD > > /* First try to boot from SD (index 0), then eMMC (index 1) */