From mboxrd@z Thu Jan  1 00:00:00 1970
Return-Path: <SRS0=91bA=RH=vger.kernel.org=linux-kernel-owner@kernel.org>
X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on
	aws-us-west-2-korg-lkml-1.web.codeaurora.org
X-Spam-Level: 
X-Spam-Status: No, score=-9.0 required=3.0 tests=HEADER_FROM_DIFFERENT_DOMAINS,
	INCLUDES_PATCH,MAILING_LIST_MULTI,SIGNED_OFF_BY,SPF_PASS,USER_AGENT_GIT
	autolearn=ham autolearn_force=no version=3.4.0
Received: from mail.kernel.org (mail.kernel.org [198.145.29.99])
	by smtp.lore.kernel.org (Postfix) with ESMTP id 633ADC43381
	for <linux-kernel@archiver.kernel.org>; Mon,  4 Mar 2019 17:53:27 +0000 (UTC)
Received: from vger.kernel.org (vger.kernel.org [209.132.180.67])
	by mail.kernel.org (Postfix) with ESMTP id 28633206DD
	for <linux-kernel@archiver.kernel.org>; Mon,  4 Mar 2019 17:53:27 +0000 (UTC)
Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
        id S1727553AbfCDRxZ (ORCPT
        <rfc822;linux-kernel@archiver.kernel.org>);
        Mon, 4 Mar 2019 12:53:25 -0500
Received: from honk.sigxcpu.org ([24.134.29.49]:60077 "EHLO honk.sigxcpu.org"
        rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP
        id S1727529AbfCDRxV (ORCPT <rfc822;linux-kernel@vger.kernel.org>);
        Mon, 4 Mar 2019 12:53:21 -0500
Received: from localhost (localhost [127.0.0.1])
        by honk.sigxcpu.org (Postfix) with ESMTP id 487C8FB02;
        Mon,  4 Mar 2019 18:53:19 +0100 (CET)
X-Virus-Scanned: Debian amavisd-new at honk.sigxcpu.org
Received: from honk.sigxcpu.org ([127.0.0.1])
        by localhost (honk.sigxcpu.org [127.0.0.1]) (amavisd-new, port 10024)
        with ESMTP id gHB8zxda8TQT; Mon,  4 Mar 2019 18:53:15 +0100 (CET)
Received: by bogon.sigxcpu.org (Postfix, from userid 1000)
        id BB5DC414FD; Mon,  4 Mar 2019 18:53:11 +0100 (CET)
From:   =?UTF-8?q?Guido=20G=C3=BCnther?= <agx@sigxcpu.org>
To:     Thierry Reding <thierry.reding@gmail.com>,
        David Airlie <airlied@linux.ie>,
        Daniel Vetter <daniel@ffwll.ch>, linux-kernel@vger.kernel.org,
        dri-devel@lists.freedesktop.org, Sam Ravnborg <sam@ravnborg.org>
Subject: [PATCH v3 3/3] drm/panel: Add Rocktech jh057n00900 panel driver
Date:   Mon,  4 Mar 2019 18:53:11 +0100
Message-Id: <307863f6ebb3730750010e5a7b7fc7230119b685.1551710977.git.agx@sigxcpu.org>
X-Mailer: git-send-email 2.20.1
In-Reply-To: <cover.1551710977.git.agx@sigxcpu.org>
References: <cover.1551710977.git.agx@sigxcpu.org>
MIME-Version: 1.0
Content-Type: text/plain; charset=UTF-8
Content-Transfer-Encoding: 8bit
Sender: linux-kernel-owner@vger.kernel.org
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org

Support Rocktech jh057n00900 5.5" 720x1440 TFT LCD panel. It is a MIPI
DSI video mode panel.

The panel seems to use a Sitronix ST7703 look alike (most of the
commands look similar to the ST7703's data sheet but use a different
number of parameters). The initial version of the DSI init sequence
(including sleeps) were provided by the vendor. Sleeps were reduced
considerably though to speed up initialization.

Signed-off-by: Guido Günther <agx@sigxcpu.org>
Reviewed-by: Sam Ravnborg <sam@ravnborg.org>
---
 drivers/gpu/drm/panel/Kconfig                 |  13 +
 drivers/gpu/drm/panel/Makefile                |   1 +
 .../drm/panel/panel-rocktech-jh057n00900.c    | 386 ++++++++++++++++++
 3 files changed, 400 insertions(+)
 create mode 100644 drivers/gpu/drm/panel/panel-rocktech-jh057n00900.c

diff --git a/drivers/gpu/drm/panel/Kconfig b/drivers/gpu/drm/panel/Kconfig
index 3e070153ef21..42f541fe57ae 100644
--- a/drivers/gpu/drm/panel/Kconfig
+++ b/drivers/gpu/drm/panel/Kconfig
@@ -149,6 +149,19 @@ config DRM_PANEL_RAYDIUM_RM68200
 	  Say Y here if you want to enable support for Raydium RM68200
 	  720x1280 DSI video mode panel.
 
+config DRM_PANEL_ROCKTECH_JH057N00900
+	tristate "Rocktech JH057N00900 MIPI touchscreen panel"
+	depends on OF
+	depends on DRM_MIPI_DSI
+	depends on BACKLIGHT_CLASS_DEVICE
+	help
+	  Say Y here if you want to enable support for Rocktech JH057N00900
+	  MIPI DSI panel as e.g. used in the Librem 5 devkit. It has a
+	  resolution of 720x1440 pixels, a built in backlight and touch
+	  controller.
+	  Touch input support is provided by the goodix driver and needs to be
+	  selected separately.
+
 config DRM_PANEL_SAMSUNG_S6D16D0
 	tristate "Samsung S6D16D0 DSI video mode panel"
 	depends on OF
diff --git a/drivers/gpu/drm/panel/Makefile b/drivers/gpu/drm/panel/Makefile
index e7ab71968bbf..902e871059d0 100644
--- a/drivers/gpu/drm/panel/Makefile
+++ b/drivers/gpu/drm/panel/Makefile
@@ -13,6 +13,7 @@ obj-$(CONFIG_DRM_PANEL_ORISETECH_OTM8009A) += panel-orisetech-otm8009a.o
 obj-$(CONFIG_DRM_PANEL_PANASONIC_VVX10F034N00) += panel-panasonic-vvx10f034n00.o
 obj-$(CONFIG_DRM_PANEL_RASPBERRYPI_TOUCHSCREEN) += panel-raspberrypi-touchscreen.o
 obj-$(CONFIG_DRM_PANEL_RAYDIUM_RM68200) += panel-raydium-rm68200.o
+obj-$(CONFIG_DRM_PANEL_ROCKTECH_JH057N00900) += panel-rocktech-jh057n00900.o
 obj-$(CONFIG_DRM_PANEL_SAMSUNG_LD9040) += panel-samsung-ld9040.o
 obj-$(CONFIG_DRM_PANEL_SAMSUNG_S6D16D0) += panel-samsung-s6d16d0.o
 obj-$(CONFIG_DRM_PANEL_SAMSUNG_S6E3HA2) += panel-samsung-s6e3ha2.o
diff --git a/drivers/gpu/drm/panel/panel-rocktech-jh057n00900.c b/drivers/gpu/drm/panel/panel-rocktech-jh057n00900.c
new file mode 100644
index 000000000000..158a6d548068
--- /dev/null
+++ b/drivers/gpu/drm/panel/panel-rocktech-jh057n00900.c
@@ -0,0 +1,386 @@
+// SPDX-License-Identifier: GPL-2.0
+/*
+ * Rockteck jh057n00900 5.5" MIPI-DSI panel driver
+ *
+ * Copyright (C) Purism SPC 2019
+ */
+
+#include <drm/drm_mipi_dsi.h>
+#include <drm/drm_modes.h>
+#include <drm/drm_panel.h>
+#include <drm/drm_print.h>
+#include <linux/backlight.h>
+#include <linux/debugfs.h>
+#include <linux/delay.h>
+#include <linux/gpio/consumer.h>
+#include <linux/media-bus-format.h>
+#include <linux/module.h>
+#include <video/display_timing.h>
+#include <video/mipi_display.h>
+
+#define DRV_NAME "panel-rocktech-jh057n00900"
+
+/* Manufacturer specific Commands send via DSI */
+#define ST7703_CMD_ALL_PIXEL_OFF 0x22
+#define ST7703_CMD_ALL_PIXEL_ON	 0x23
+#define ST7703_CMD_SETDISP	 0xB2
+#define ST7703_CMD_SETRGBIF	 0xB3
+#define ST7703_CMD_SETCYC	 0xB4
+#define ST7703_CMD_SETBGP	 0xB5
+#define ST7703_CMD_SETVCOM	 0xB6
+#define ST7703_CMD_SETOTP	 0xB7
+#define ST7703_CMD_SETPOWER_EXT	 0xB8
+#define ST7703_CMD_SETEXTC	 0xB9
+#define ST7703_CMD_SETMIPI	 0xBA
+#define ST7703_CMD_SETVDC	 0xBC
+#define ST7703_CMD_SETSCR	 0xC0
+#define ST7703_CMD_SETPOWER	 0xC1
+#define ST7703_CMD_SETPANEL	 0xCC
+#define ST7703_CMD_SETGAMMA	 0xE0
+#define ST7703_CMD_SETEQ	 0xE3
+#define ST7703_CMD_SETGIP1	 0xE9
+#define ST7703_CMD_SETGIP2	 0xEA
+
+struct jh057n {
+	struct device *dev;
+	struct drm_panel panel;
+	struct gpio_desc *reset_gpio;
+	struct backlight_device *backlight;
+	bool prepared;
+
+	struct dentry *debugfs;
+};
+
+static inline struct jh057n *panel_to_jh057n(struct drm_panel *panel)
+{
+	return container_of(panel, struct jh057n, panel);
+}
+
+#define dsi_generic_write_seq(dsi, seq...) do {				\
+		static const u8 d[] = { seq };				\
+		int ret;						\
+		ret = mipi_dsi_generic_write(dsi, d, ARRAY_SIZE(d));	\
+		if (ret < 0)						\
+			return ret;					\
+	} while (0)
+
+static int jh057n_init_sequence(struct jh057n *ctx)
+{
+	struct mipi_dsi_device *dsi = to_mipi_dsi_device(ctx->dev);
+	struct device *dev = ctx->dev;
+	int ret;
+
+	/*
+	 * Init sequence was supplied by the panel vendor. Most of the commands
+	 * resemble the ST7703 but the number of parameters often don't match
+	 * so it's likely a clone.
+	 */
+	dsi_generic_write_seq(dsi, ST7703_CMD_SETEXTC,
+			      0xF1, 0x12, 0x83);
+	dsi_generic_write_seq(dsi, ST7703_CMD_SETRGBIF,
+			      0x10, 0x10, 0x05, 0x05, 0x03, 0xFF, 0x00, 0x00,
+			      0x00, 0x00);
+	dsi_generic_write_seq(dsi, ST7703_CMD_SETSCR,
+			      0x73, 0x73, 0x50, 0x50, 0x00, 0x00, 0x08, 0x70,
+			      0x00);
+	dsi_generic_write_seq(dsi, ST7703_CMD_SETVDC, 0x4E);
+	dsi_generic_write_seq(dsi, ST7703_CMD_SETPANEL, 0x0B);
+	dsi_generic_write_seq(dsi, ST7703_CMD_SETCYC, 0x80);
+	dsi_generic_write_seq(dsi, ST7703_CMD_SETDISP, 0xF0, 0x12, 0x30);
+	dsi_generic_write_seq(dsi, ST7703_CMD_SETEQ,
+			      0x07, 0x07, 0x0B, 0x0B, 0x03, 0x0B, 0x00, 0x00,
+			      0x00, 0x00, 0xFF, 0x00, 0xC0, 0x10);
+	dsi_generic_write_seq(dsi, ST7703_CMD_SETBGP, 0x08, 0x08);
+	msleep(20);
+
+	dsi_generic_write_seq(dsi, ST7703_CMD_SETVCOM, 0x3F, 0x3F);
+	dsi_generic_write_seq(dsi, 0xBF, 0x02, 0x11, 0x00);
+	dsi_generic_write_seq(dsi, ST7703_CMD_SETGIP1,
+			      0x82, 0x10, 0x06, 0x05, 0x9E, 0x0A, 0xA5, 0x12,
+			      0x31, 0x23, 0x37, 0x83, 0x04, 0xBC, 0x27, 0x38,
+			      0x0C, 0x00, 0x03, 0x00, 0x00, 0x00, 0x0C, 0x00,
+			      0x03, 0x00, 0x00, 0x00, 0x75, 0x75, 0x31, 0x88,
+			      0x88, 0x88, 0x88, 0x88, 0x88, 0x13, 0x88, 0x64,
+			      0x64, 0x20, 0x88, 0x88, 0x88, 0x88, 0x88, 0x88,
+			      0x02, 0x88, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
+			      0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00);
+	dsi_generic_write_seq(dsi, ST7703_CMD_SETGIP2,
+			      0x02, 0x21, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
+			      0x00, 0x00, 0x00, 0x00, 0x02, 0x46, 0x02, 0x88,
+			      0x88, 0x88, 0x88, 0x88, 0x88, 0x64, 0x88, 0x13,
+			      0x57, 0x13, 0x88, 0x88, 0x88, 0x88, 0x88, 0x88,
+			      0x75, 0x88, 0x23, 0x14, 0x00, 0x00, 0x02, 0x00,
+			      0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
+			      0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x30, 0x0A,
+			      0xA5, 0x00, 0x00, 0x00, 0x00);
+	dsi_generic_write_seq(dsi, ST7703_CMD_SETGAMMA,
+			      0x00, 0x09, 0x0E, 0x29, 0x2D, 0x3C, 0x41, 0x37,
+			      0x07, 0x0B, 0x0D, 0x10, 0x11, 0x0F, 0x10, 0x11,
+			      0x18, 0x00, 0x09, 0x0E, 0x29, 0x2D, 0x3C, 0x41,
+			      0x37, 0x07, 0x0B, 0x0D, 0x10, 0x11, 0x0F, 0x10,
+			      0x11, 0x18);
+	msleep(20);
+
+	ret = mipi_dsi_dcs_exit_sleep_mode(dsi);
+	if (ret < 0) {
+		DRM_DEV_ERROR(dev, "Failed to exit sleep mode");
+		return ret;
+	}
+	/* Panel is operational 120 msec after reset */
+	msleep(60);
+	ret = mipi_dsi_dcs_set_display_on(dsi);
+	if (ret)
+		return ret;
+
+	DRM_DEV_DEBUG_DRIVER(dev, "Panel init sequence done");
+	return 0;
+}
+
+static int jh057n_enable(struct drm_panel *panel)
+{
+	struct jh057n *ctx = panel_to_jh057n(panel);
+
+	return backlight_enable(ctx->backlight);
+}
+
+static int jh057n_disable(struct drm_panel *panel)
+{
+	struct jh057n *ctx = panel_to_jh057n(panel);
+
+	return backlight_disable(ctx->backlight);
+}
+
+static int jh057n_unprepare(struct drm_panel *panel)
+{
+	struct jh057n *ctx = panel_to_jh057n(panel);
+	struct mipi_dsi_device *dsi = to_mipi_dsi_device(ctx->dev);
+
+	if (!ctx->prepared)
+		return 0;
+
+	mipi_dsi_dcs_set_display_off(dsi);
+	ctx->prepared = false;
+
+	return 0;
+}
+
+static int jh057n_prepare(struct drm_panel *panel)
+{
+	struct jh057n *ctx = panel_to_jh057n(panel);
+	int ret;
+
+	if (ctx->prepared)
+		return 0;
+
+	DRM_DEV_DEBUG_DRIVER(ctx->dev, "Resetting the panel.");
+	gpiod_set_value_cansleep(ctx->reset_gpio, 1);
+	usleep_range(20, 40);
+	gpiod_set_value_cansleep(ctx->reset_gpio, 0);
+	msleep(20);
+
+	ret = jh057n_init_sequence(ctx);
+	if (ret < 0) {
+		DRM_DEV_ERROR(ctx->dev, "Panel init sequence failed: %d", ret);
+		return ret;
+	}
+
+	ctx->prepared = true;
+
+	return 0;
+}
+
+static const struct drm_display_mode default_mode = {
+	.hdisplay    = 720,
+	.hsync_start = 720 + 90,
+	.hsync_end   = 720 + 90 + 20,
+	.htotal	     = 720 + 90 + 20 + 20,
+	.vdisplay    = 1440,
+	.vsync_start = 1440 + 20,
+	.vsync_end   = 1440 + 20 + 4,
+	.vtotal	     = 1440 + 20 + 4 + 12,
+	.vrefresh    = 60,
+	.clock	     = 75276,
+	.flags	     = DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_NVSYNC,
+	.width_mm    = 65,
+	.height_mm   = 130,
+};
+
+static int jh057n_get_modes(struct drm_panel *panel)
+{
+	struct jh057n *ctx = panel_to_jh057n(panel);
+	struct drm_display_mode *mode;
+
+	mode = drm_mode_duplicate(panel->drm, &default_mode);
+	if (!mode) {
+		DRM_DEV_ERROR(ctx->dev, "Failed to add mode %ux%u@%u",
+			      default_mode.hdisplay, default_mode.vdisplay,
+			      default_mode.vrefresh);
+		return -ENOMEM;
+	}
+
+	drm_mode_set_name(mode);
+
+	mode->type = DRM_MODE_TYPE_DRIVER | DRM_MODE_TYPE_PREFERRED;
+	panel->connector->display_info.width_mm = mode->width_mm;
+	panel->connector->display_info.height_mm = mode->height_mm;
+	drm_mode_probed_add(panel->connector, mode);
+
+	return 1;
+}
+
+static const struct drm_panel_funcs jh057n_drm_funcs = {
+	.disable   = jh057n_disable,
+	.unprepare = jh057n_unprepare,
+	.prepare   = jh057n_prepare,
+	.enable	   = jh057n_enable,
+	.get_modes = jh057n_get_modes,
+};
+
+static int allpixelson_set(void *data, u64 val)
+{
+	struct jh057n *ctx = data;
+	struct mipi_dsi_device *dsi = to_mipi_dsi_device(ctx->dev);
+
+	DRM_DEV_DEBUG_DRIVER(ctx->dev, "Setting all pixels on");
+	dsi_generic_write_seq(dsi, ST7703_CMD_ALL_PIXEL_ON);
+	msleep(val * 1000);
+	/* Reset the panel to get video back */
+	drm_panel_disable(&ctx->panel);
+	drm_panel_unprepare(&ctx->panel);
+	drm_panel_prepare(&ctx->panel);
+	drm_panel_enable(&ctx->panel);
+
+	return 0;
+}
+
+DEFINE_SIMPLE_ATTRIBUTE(allpixelson_fops, NULL,
+			allpixelson_set, "%llu\n");
+
+static int jh057n_debugfs_init(struct jh057n *ctx)
+{
+	struct dentry *f;
+
+	ctx->debugfs = debugfs_create_dir(DRV_NAME, NULL);
+	if (!ctx->debugfs)
+		return -ENOMEM;
+
+	f = debugfs_create_file("allpixelson", 0600,
+				ctx->debugfs, ctx, &allpixelson_fops);
+	if (!f)
+		return -ENOMEM;
+
+	return 0;
+}
+
+static void jh057n_debugfs_remove(struct jh057n *ctx)
+{
+	debugfs_remove_recursive(ctx->debugfs);
+	ctx->debugfs = NULL;
+}
+
+static int jh057n_probe(struct mipi_dsi_device *dsi)
+{
+	struct device *dev = &dsi->dev;
+	struct jh057n *ctx;
+	int ret;
+
+	ctx = devm_kzalloc(dev, sizeof(*ctx), GFP_KERNEL);
+	if (!ctx)
+		return -ENOMEM;
+
+	ctx->reset_gpio = devm_gpiod_get(dev, "reset", GPIOD_OUT_LOW);
+	if (IS_ERR(ctx->reset_gpio)) {
+		DRM_DEV_ERROR(dev, "cannot get reset gpio");
+		return PTR_ERR(ctx->reset_gpio);
+	}
+
+	mipi_dsi_set_drvdata(dsi, ctx);
+
+	ctx->dev = dev;
+
+	dsi->lanes = 4;
+	dsi->format = MIPI_DSI_FMT_RGB888;
+	dsi->mode_flags = MIPI_DSI_MODE_VIDEO |
+		MIPI_DSI_MODE_VIDEO_BURST | MIPI_DSI_MODE_VIDEO_SYNC_PULSE;
+
+	ctx->backlight = devm_of_find_backlight(dev);
+	if (IS_ERR(ctx->backlight))
+		return PTR_ERR(ctx->backlight);
+
+	drm_panel_init(&ctx->panel);
+	ctx->panel.dev = dev;
+	ctx->panel.funcs = &jh057n_drm_funcs;
+
+	drm_panel_add(&ctx->panel);
+
+	ret = mipi_dsi_attach(dsi);
+	if (ret < 0) {
+		DRM_DEV_ERROR(dev, "mipi_dsi_attach failed. Is host ready?");
+		drm_panel_remove(&ctx->panel);
+		return ret;
+	}
+
+	DRM_DEV_INFO(dev, "%ux%u@%u %ubpp dsi %udl - ready",
+		     default_mode.hdisplay, default_mode.vdisplay,
+		     default_mode.vrefresh,
+		     mipi_dsi_pixel_format_to_bpp(dsi->format), dsi->lanes);
+
+	jh057n_debugfs_init(ctx);
+	return 0;
+}
+
+static void jh057n_shutdown(struct mipi_dsi_device *dsi)
+{
+	struct jh057n *ctx = mipi_dsi_get_drvdata(dsi);
+	int ret;
+
+	ret = jh057n_unprepare(&ctx->panel);
+	if (ret < 0)
+		DRM_DEV_ERROR(&dsi->dev, "Failed to unprepare panel: %d\n",
+			      ret);
+
+	ret = jh057n_disable(&ctx->panel);
+	if (ret < 0)
+		DRM_DEV_ERROR(&dsi->dev, "Failed to disable panel: %d\n",
+			      ret);
+}
+
+static int jh057n_remove(struct mipi_dsi_device *dsi)
+{
+	struct jh057n *ctx = mipi_dsi_get_drvdata(dsi);
+	int ret;
+
+	jh057n_shutdown(dsi);
+
+	ret = mipi_dsi_detach(dsi);
+	if (ret < 0)
+		DRM_DEV_ERROR(&dsi->dev, "Failed to detach from DSI host: %d\n",
+			      ret);
+
+	drm_panel_remove(&ctx->panel);
+
+	jh057n_debugfs_remove(ctx);
+
+	return 0;
+}
+
+static const struct of_device_id jh057n_of_match[] = {
+	{ .compatible = "rocktech,jh057n00900" },
+	{ /* sentinel */ }
+};
+MODULE_DEVICE_TABLE(of, jh057n_of_match);
+
+static struct mipi_dsi_driver jh057n_driver = {
+	.probe	= jh057n_probe,
+	.remove = jh057n_remove,
+	.shutdown = jh057n_shutdown,
+	.driver = {
+		.name = DRV_NAME,
+		.of_match_table = jh057n_of_match,
+	},
+};
+module_mipi_dsi_driver(jh057n_driver);
+
+MODULE_AUTHOR("Guido Günther <agx@sigxcpu.org>");
+MODULE_DESCRIPTION("DRM driver for Rocktech JH057N00900 MIPI DSI panel");
+MODULE_LICENSE("GPL v2");
-- 
2.20.1


From mboxrd@z Thu Jan  1 00:00:00 1970
From: =?UTF-8?q?Guido=20G=C3=BCnther?= <agx@sigxcpu.org>
Subject: [PATCH v3 3/3] drm/panel: Add Rocktech jh057n00900 panel driver
Date: Mon,  4 Mar 2019 18:53:11 +0100
Message-ID: <307863f6ebb3730750010e5a7b7fc7230119b685.1551710977.git.agx@sigxcpu.org>
References: <cover.1551710977.git.agx@sigxcpu.org>
Mime-Version: 1.0
Content-Type: text/plain; charset="utf-8"
Content-Transfer-Encoding: base64
Return-path: <dri-devel-bounces@lists.freedesktop.org>
Received: from honk.sigxcpu.org (honk.sigxcpu.org [24.134.29.49])
 by gabe.freedesktop.org (Postfix) with ESMTPS id 8EB2B89D77
 for <dri-devel@lists.freedesktop.org>; Mon,  4 Mar 2019 17:53:20 +0000 (UTC)
In-Reply-To: <cover.1551710977.git.agx@sigxcpu.org>
List-Unsubscribe: <https://lists.freedesktop.org/mailman/options/dri-devel>,
 <mailto:dri-devel-request@lists.freedesktop.org?subject=unsubscribe>
List-Archive: <https://lists.freedesktop.org/archives/dri-devel>
List-Post: <mailto:dri-devel@lists.freedesktop.org>
List-Help: <mailto:dri-devel-request@lists.freedesktop.org?subject=help>
List-Subscribe: <https://lists.freedesktop.org/mailman/listinfo/dri-devel>,
 <mailto:dri-devel-request@lists.freedesktop.org?subject=subscribe>
Errors-To: dri-devel-bounces@lists.freedesktop.org
Sender: "dri-devel" <dri-devel-bounces@lists.freedesktop.org>
To: Thierry Reding <thierry.reding@gmail.com>, David Airlie <airlied@linux.ie>, Daniel Vetter <daniel@ffwll.ch>, linux-kernel@vger.kernel.org, dri-devel@lists.freedesktop.org, Sam Ravnborg <sam@ravnborg.org>
List-Id: dri-devel@lists.freedesktop.org

U3VwcG9ydCBSb2NrdGVjaCBqaDA1N24wMDkwMCA1LjUiIDcyMHgxNDQwIFRGVCBMQ0QgcGFuZWwu
IEl0IGlzIGEgTUlQSQpEU0kgdmlkZW8gbW9kZSBwYW5lbC4KClRoZSBwYW5lbCBzZWVtcyB0byB1
c2UgYSBTaXRyb25peCBTVDc3MDMgbG9vayBhbGlrZSAobW9zdCBvZiB0aGUKY29tbWFuZHMgbG9v
ayBzaW1pbGFyIHRvIHRoZSBTVDc3MDMncyBkYXRhIHNoZWV0IGJ1dCB1c2UgYSBkaWZmZXJlbnQK
bnVtYmVyIG9mIHBhcmFtZXRlcnMpLiBUaGUgaW5pdGlhbCB2ZXJzaW9uIG9mIHRoZSBEU0kgaW5p
dCBzZXF1ZW5jZQooaW5jbHVkaW5nIHNsZWVwcykgd2VyZSBwcm92aWRlZCBieSB0aGUgdmVuZG9y
LiBTbGVlcHMgd2VyZSByZWR1Y2VkCmNvbnNpZGVyYWJseSB0aG91Z2ggdG8gc3BlZWQgdXAgaW5p
dGlhbGl6YXRpb24uCgpTaWduZWQtb2ZmLWJ5OiBHdWlkbyBHw7xudGhlciA8YWd4QHNpZ3hjcHUu
b3JnPgpSZXZpZXdlZC1ieTogU2FtIFJhdm5ib3JnIDxzYW1AcmF2bmJvcmcub3JnPgotLS0KIGRy
aXZlcnMvZ3B1L2RybS9wYW5lbC9LY29uZmlnICAgICAgICAgICAgICAgICB8ICAxMyArCiBkcml2
ZXJzL2dwdS9kcm0vcGFuZWwvTWFrZWZpbGUgICAgICAgICAgICAgICAgfCAgIDEgKwogLi4uL2Ry
bS9wYW5lbC9wYW5lbC1yb2NrdGVjaC1qaDA1N24wMDkwMC5jICAgIHwgMzg2ICsrKysrKysrKysr
KysrKysrKwogMyBmaWxlcyBjaGFuZ2VkLCA0MDAgaW5zZXJ0aW9ucygrKQogY3JlYXRlIG1vZGUg
MTAwNjQ0IGRyaXZlcnMvZ3B1L2RybS9wYW5lbC9wYW5lbC1yb2NrdGVjaC1qaDA1N24wMDkwMC5j
CgpkaWZmIC0tZ2l0IGEvZHJpdmVycy9ncHUvZHJtL3BhbmVsL0tjb25maWcgYi9kcml2ZXJzL2dw
dS9kcm0vcGFuZWwvS2NvbmZpZwppbmRleCAzZTA3MDE1M2VmMjEuLjQyZjU0MWZlNTdhZSAxMDA2
NDQKLS0tIGEvZHJpdmVycy9ncHUvZHJtL3BhbmVsL0tjb25maWcKKysrIGIvZHJpdmVycy9ncHUv
ZHJtL3BhbmVsL0tjb25maWcKQEAgLTE0OSw2ICsxNDksMTkgQEAgY29uZmlnIERSTV9QQU5FTF9S
QVlESVVNX1JNNjgyMDAKIAkgIFNheSBZIGhlcmUgaWYgeW91IHdhbnQgdG8gZW5hYmxlIHN1cHBv
cnQgZm9yIFJheWRpdW0gUk02ODIwMAogCSAgNzIweDEyODAgRFNJIHZpZGVvIG1vZGUgcGFuZWwu
CiAKK2NvbmZpZyBEUk1fUEFORUxfUk9DS1RFQ0hfSkgwNTdOMDA5MDAKKwl0cmlzdGF0ZSAiUm9j
a3RlY2ggSkgwNTdOMDA5MDAgTUlQSSB0b3VjaHNjcmVlbiBwYW5lbCIKKwlkZXBlbmRzIG9uIE9G
CisJZGVwZW5kcyBvbiBEUk1fTUlQSV9EU0kKKwlkZXBlbmRzIG9uIEJBQ0tMSUdIVF9DTEFTU19E
RVZJQ0UKKwloZWxwCisJICBTYXkgWSBoZXJlIGlmIHlvdSB3YW50IHRvIGVuYWJsZSBzdXBwb3J0
IGZvciBSb2NrdGVjaCBKSDA1N04wMDkwMAorCSAgTUlQSSBEU0kgcGFuZWwgYXMgZS5nLiB1c2Vk
IGluIHRoZSBMaWJyZW0gNSBkZXZraXQuIEl0IGhhcyBhCisJICByZXNvbHV0aW9uIG9mIDcyMHgx
NDQwIHBpeGVscywgYSBidWlsdCBpbiBiYWNrbGlnaHQgYW5kIHRvdWNoCisJICBjb250cm9sbGVy
LgorCSAgVG91Y2ggaW5wdXQgc3VwcG9ydCBpcyBwcm92aWRlZCBieSB0aGUgZ29vZGl4IGRyaXZl
ciBhbmQgbmVlZHMgdG8gYmUKKwkgIHNlbGVjdGVkIHNlcGFyYXRlbHkuCisKIGNvbmZpZyBEUk1f
UEFORUxfU0FNU1VOR19TNkQxNkQwCiAJdHJpc3RhdGUgIlNhbXN1bmcgUzZEMTZEMCBEU0kgdmlk
ZW8gbW9kZSBwYW5lbCIKIAlkZXBlbmRzIG9uIE9GCmRpZmYgLS1naXQgYS9kcml2ZXJzL2dwdS9k
cm0vcGFuZWwvTWFrZWZpbGUgYi9kcml2ZXJzL2dwdS9kcm0vcGFuZWwvTWFrZWZpbGUKaW5kZXgg
ZTdhYjcxOTY4YmJmLi45MDJlODcxMDU5ZDAgMTAwNjQ0Ci0tLSBhL2RyaXZlcnMvZ3B1L2RybS9w
YW5lbC9NYWtlZmlsZQorKysgYi9kcml2ZXJzL2dwdS9kcm0vcGFuZWwvTWFrZWZpbGUKQEAgLTEz
LDYgKzEzLDcgQEAgb2JqLSQoQ09ORklHX0RSTV9QQU5FTF9PUklTRVRFQ0hfT1RNODAwOUEpICs9
IHBhbmVsLW9yaXNldGVjaC1vdG04MDA5YS5vCiBvYmotJChDT05GSUdfRFJNX1BBTkVMX1BBTkFT
T05JQ19WVlgxMEYwMzROMDApICs9IHBhbmVsLXBhbmFzb25pYy12dngxMGYwMzRuMDAubwogb2Jq
LSQoQ09ORklHX0RSTV9QQU5FTF9SQVNQQkVSUllQSV9UT1VDSFNDUkVFTikgKz0gcGFuZWwtcmFz
cGJlcnJ5cGktdG91Y2hzY3JlZW4ubwogb2JqLSQoQ09ORklHX0RSTV9QQU5FTF9SQVlESVVNX1JN
NjgyMDApICs9IHBhbmVsLXJheWRpdW0tcm02ODIwMC5vCitvYmotJChDT05GSUdfRFJNX1BBTkVM
X1JPQ0tURUNIX0pIMDU3TjAwOTAwKSArPSBwYW5lbC1yb2NrdGVjaC1qaDA1N24wMDkwMC5vCiBv
YmotJChDT05GSUdfRFJNX1BBTkVMX1NBTVNVTkdfTEQ5MDQwKSArPSBwYW5lbC1zYW1zdW5nLWxk
OTA0MC5vCiBvYmotJChDT05GSUdfRFJNX1BBTkVMX1NBTVNVTkdfUzZEMTZEMCkgKz0gcGFuZWwt
c2Ftc3VuZy1zNmQxNmQwLm8KIG9iai0kKENPTkZJR19EUk1fUEFORUxfU0FNU1VOR19TNkUzSEEy
KSArPSBwYW5lbC1zYW1zdW5nLXM2ZTNoYTIubwpkaWZmIC0tZ2l0IGEvZHJpdmVycy9ncHUvZHJt
L3BhbmVsL3BhbmVsLXJvY2t0ZWNoLWpoMDU3bjAwOTAwLmMgYi9kcml2ZXJzL2dwdS9kcm0vcGFu
ZWwvcGFuZWwtcm9ja3RlY2gtamgwNTduMDA5MDAuYwpuZXcgZmlsZSBtb2RlIDEwMDY0NAppbmRl
eCAwMDAwMDAwMDAwMDAuLjE1OGE2ZDU0ODA2OAotLS0gL2Rldi9udWxsCisrKyBiL2RyaXZlcnMv
Z3B1L2RybS9wYW5lbC9wYW5lbC1yb2NrdGVjaC1qaDA1N24wMDkwMC5jCkBAIC0wLDAgKzEsMzg2
IEBACisvLyBTUERYLUxpY2Vuc2UtSWRlbnRpZmllcjogR1BMLTIuMAorLyoKKyAqIFJvY2t0ZWNr
IGpoMDU3bjAwOTAwIDUuNSIgTUlQSS1EU0kgcGFuZWwgZHJpdmVyCisgKgorICogQ29weXJpZ2h0
IChDKSBQdXJpc20gU1BDIDIwMTkKKyAqLworCisjaW5jbHVkZSA8ZHJtL2RybV9taXBpX2RzaS5o
PgorI2luY2x1ZGUgPGRybS9kcm1fbW9kZXMuaD4KKyNpbmNsdWRlIDxkcm0vZHJtX3BhbmVsLmg+
CisjaW5jbHVkZSA8ZHJtL2RybV9wcmludC5oPgorI2luY2x1ZGUgPGxpbnV4L2JhY2tsaWdodC5o
PgorI2luY2x1ZGUgPGxpbnV4L2RlYnVnZnMuaD4KKyNpbmNsdWRlIDxsaW51eC9kZWxheS5oPgor
I2luY2x1ZGUgPGxpbnV4L2dwaW8vY29uc3VtZXIuaD4KKyNpbmNsdWRlIDxsaW51eC9tZWRpYS1i
dXMtZm9ybWF0Lmg+CisjaW5jbHVkZSA8bGludXgvbW9kdWxlLmg+CisjaW5jbHVkZSA8dmlkZW8v
ZGlzcGxheV90aW1pbmcuaD4KKyNpbmNsdWRlIDx2aWRlby9taXBpX2Rpc3BsYXkuaD4KKworI2Rl
ZmluZSBEUlZfTkFNRSAicGFuZWwtcm9ja3RlY2gtamgwNTduMDA5MDAiCisKKy8qIE1hbnVmYWN0
dXJlciBzcGVjaWZpYyBDb21tYW5kcyBzZW5kIHZpYSBEU0kgKi8KKyNkZWZpbmUgU1Q3NzAzX0NN
RF9BTExfUElYRUxfT0ZGIDB4MjIKKyNkZWZpbmUgU1Q3NzAzX0NNRF9BTExfUElYRUxfT04JIDB4
MjMKKyNkZWZpbmUgU1Q3NzAzX0NNRF9TRVRESVNQCSAweEIyCisjZGVmaW5lIFNUNzcwM19DTURf
U0VUUkdCSUYJIDB4QjMKKyNkZWZpbmUgU1Q3NzAzX0NNRF9TRVRDWUMJIDB4QjQKKyNkZWZpbmUg
U1Q3NzAzX0NNRF9TRVRCR1AJIDB4QjUKKyNkZWZpbmUgU1Q3NzAzX0NNRF9TRVRWQ09NCSAweEI2
CisjZGVmaW5lIFNUNzcwM19DTURfU0VUT1RQCSAweEI3CisjZGVmaW5lIFNUNzcwM19DTURfU0VU
UE9XRVJfRVhUCSAweEI4CisjZGVmaW5lIFNUNzcwM19DTURfU0VURVhUQwkgMHhCOQorI2RlZmlu
ZSBTVDc3MDNfQ01EX1NFVE1JUEkJIDB4QkEKKyNkZWZpbmUgU1Q3NzAzX0NNRF9TRVRWREMJIDB4
QkMKKyNkZWZpbmUgU1Q3NzAzX0NNRF9TRVRTQ1IJIDB4QzAKKyNkZWZpbmUgU1Q3NzAzX0NNRF9T
RVRQT1dFUgkgMHhDMQorI2RlZmluZSBTVDc3MDNfQ01EX1NFVFBBTkVMCSAweENDCisjZGVmaW5l
IFNUNzcwM19DTURfU0VUR0FNTUEJIDB4RTAKKyNkZWZpbmUgU1Q3NzAzX0NNRF9TRVRFUQkgMHhF
MworI2RlZmluZSBTVDc3MDNfQ01EX1NFVEdJUDEJIDB4RTkKKyNkZWZpbmUgU1Q3NzAzX0NNRF9T
RVRHSVAyCSAweEVBCisKK3N0cnVjdCBqaDA1N24geworCXN0cnVjdCBkZXZpY2UgKmRldjsKKwlz
dHJ1Y3QgZHJtX3BhbmVsIHBhbmVsOworCXN0cnVjdCBncGlvX2Rlc2MgKnJlc2V0X2dwaW87CisJ
c3RydWN0IGJhY2tsaWdodF9kZXZpY2UgKmJhY2tsaWdodDsKKwlib29sIHByZXBhcmVkOworCisJ
c3RydWN0IGRlbnRyeSAqZGVidWdmczsKK307CisKK3N0YXRpYyBpbmxpbmUgc3RydWN0IGpoMDU3
biAqcGFuZWxfdG9famgwNTduKHN0cnVjdCBkcm1fcGFuZWwgKnBhbmVsKQoreworCXJldHVybiBj
b250YWluZXJfb2YocGFuZWwsIHN0cnVjdCBqaDA1N24sIHBhbmVsKTsKK30KKworI2RlZmluZSBk
c2lfZ2VuZXJpY193cml0ZV9zZXEoZHNpLCBzZXEuLi4pIGRvIHsJCQkJXAorCQlzdGF0aWMgY29u
c3QgdTggZFtdID0geyBzZXEgfTsJCQkJXAorCQlpbnQgcmV0OwkJCQkJCVwKKwkJcmV0ID0gbWlw
aV9kc2lfZ2VuZXJpY193cml0ZShkc2ksIGQsIEFSUkFZX1NJWkUoZCkpOwlcCisJCWlmIChyZXQg
PCAwKQkJCQkJCVwKKwkJCXJldHVybiByZXQ7CQkJCQlcCisJfSB3aGlsZSAoMCkKKworc3RhdGlj
IGludCBqaDA1N25faW5pdF9zZXF1ZW5jZShzdHJ1Y3QgamgwNTduICpjdHgpCit7CisJc3RydWN0
IG1pcGlfZHNpX2RldmljZSAqZHNpID0gdG9fbWlwaV9kc2lfZGV2aWNlKGN0eC0+ZGV2KTsKKwlz
dHJ1Y3QgZGV2aWNlICpkZXYgPSBjdHgtPmRldjsKKwlpbnQgcmV0OworCisJLyoKKwkgKiBJbml0
IHNlcXVlbmNlIHdhcyBzdXBwbGllZCBieSB0aGUgcGFuZWwgdmVuZG9yLiBNb3N0IG9mIHRoZSBj
b21tYW5kcworCSAqIHJlc2VtYmxlIHRoZSBTVDc3MDMgYnV0IHRoZSBudW1iZXIgb2YgcGFyYW1l
dGVycyBvZnRlbiBkb24ndCBtYXRjaAorCSAqIHNvIGl0J3MgbGlrZWx5IGEgY2xvbmUuCisJICov
CisJZHNpX2dlbmVyaWNfd3JpdGVfc2VxKGRzaSwgU1Q3NzAzX0NNRF9TRVRFWFRDLAorCQkJICAg
ICAgMHhGMSwgMHgxMiwgMHg4Myk7CisJZHNpX2dlbmVyaWNfd3JpdGVfc2VxKGRzaSwgU1Q3NzAz
X0NNRF9TRVRSR0JJRiwKKwkJCSAgICAgIDB4MTAsIDB4MTAsIDB4MDUsIDB4MDUsIDB4MDMsIDB4
RkYsIDB4MDAsIDB4MDAsCisJCQkgICAgICAweDAwLCAweDAwKTsKKwlkc2lfZ2VuZXJpY193cml0
ZV9zZXEoZHNpLCBTVDc3MDNfQ01EX1NFVFNDUiwKKwkJCSAgICAgIDB4NzMsIDB4NzMsIDB4NTAs
IDB4NTAsIDB4MDAsIDB4MDAsIDB4MDgsIDB4NzAsCisJCQkgICAgICAweDAwKTsKKwlkc2lfZ2Vu
ZXJpY193cml0ZV9zZXEoZHNpLCBTVDc3MDNfQ01EX1NFVFZEQywgMHg0RSk7CisJZHNpX2dlbmVy
aWNfd3JpdGVfc2VxKGRzaSwgU1Q3NzAzX0NNRF9TRVRQQU5FTCwgMHgwQik7CisJZHNpX2dlbmVy
aWNfd3JpdGVfc2VxKGRzaSwgU1Q3NzAzX0NNRF9TRVRDWUMsIDB4ODApOworCWRzaV9nZW5lcmlj
X3dyaXRlX3NlcShkc2ksIFNUNzcwM19DTURfU0VURElTUCwgMHhGMCwgMHgxMiwgMHgzMCk7CisJ
ZHNpX2dlbmVyaWNfd3JpdGVfc2VxKGRzaSwgU1Q3NzAzX0NNRF9TRVRFUSwKKwkJCSAgICAgIDB4
MDcsIDB4MDcsIDB4MEIsIDB4MEIsIDB4MDMsIDB4MEIsIDB4MDAsIDB4MDAsCisJCQkgICAgICAw
eDAwLCAweDAwLCAweEZGLCAweDAwLCAweEMwLCAweDEwKTsKKwlkc2lfZ2VuZXJpY193cml0ZV9z
ZXEoZHNpLCBTVDc3MDNfQ01EX1NFVEJHUCwgMHgwOCwgMHgwOCk7CisJbXNsZWVwKDIwKTsKKwor
CWRzaV9nZW5lcmljX3dyaXRlX3NlcShkc2ksIFNUNzcwM19DTURfU0VUVkNPTSwgMHgzRiwgMHgz
Rik7CisJZHNpX2dlbmVyaWNfd3JpdGVfc2VxKGRzaSwgMHhCRiwgMHgwMiwgMHgxMSwgMHgwMCk7
CisJZHNpX2dlbmVyaWNfd3JpdGVfc2VxKGRzaSwgU1Q3NzAzX0NNRF9TRVRHSVAxLAorCQkJICAg
ICAgMHg4MiwgMHgxMCwgMHgwNiwgMHgwNSwgMHg5RSwgMHgwQSwgMHhBNSwgMHgxMiwKKwkJCSAg
ICAgIDB4MzEsIDB4MjMsIDB4MzcsIDB4ODMsIDB4MDQsIDB4QkMsIDB4MjcsIDB4MzgsCisJCQkg
ICAgICAweDBDLCAweDAwLCAweDAzLCAweDAwLCAweDAwLCAweDAwLCAweDBDLCAweDAwLAorCQkJ
ICAgICAgMHgwMywgMHgwMCwgMHgwMCwgMHgwMCwgMHg3NSwgMHg3NSwgMHgzMSwgMHg4OCwKKwkJ
CSAgICAgIDB4ODgsIDB4ODgsIDB4ODgsIDB4ODgsIDB4ODgsIDB4MTMsIDB4ODgsIDB4NjQsCisJ
CQkgICAgICAweDY0LCAweDIwLCAweDg4LCAweDg4LCAweDg4LCAweDg4LCAweDg4LCAweDg4LAor
CQkJICAgICAgMHgwMiwgMHg4OCwgMHgwMCwgMHgwMCwgMHgwMCwgMHgwMCwgMHgwMCwgMHgwMCwK
KwkJCSAgICAgIDB4MDAsIDB4MDAsIDB4MDAsIDB4MDAsIDB4MDAsIDB4MDAsIDB4MDApOworCWRz
aV9nZW5lcmljX3dyaXRlX3NlcShkc2ksIFNUNzcwM19DTURfU0VUR0lQMiwKKwkJCSAgICAgIDB4
MDIsIDB4MjEsIDB4MDAsIDB4MDAsIDB4MDAsIDB4MDAsIDB4MDAsIDB4MDAsCisJCQkgICAgICAw
eDAwLCAweDAwLCAweDAwLCAweDAwLCAweDAyLCAweDQ2LCAweDAyLCAweDg4LAorCQkJICAgICAg
MHg4OCwgMHg4OCwgMHg4OCwgMHg4OCwgMHg4OCwgMHg2NCwgMHg4OCwgMHgxMywKKwkJCSAgICAg
IDB4NTcsIDB4MTMsIDB4ODgsIDB4ODgsIDB4ODgsIDB4ODgsIDB4ODgsIDB4ODgsCisJCQkgICAg
ICAweDc1LCAweDg4LCAweDIzLCAweDE0LCAweDAwLCAweDAwLCAweDAyLCAweDAwLAorCQkJICAg
ICAgMHgwMCwgMHgwMCwgMHgwMCwgMHgwMCwgMHgwMCwgMHgwMCwgMHgwMCwgMHgwMCwKKwkJCSAg
ICAgIDB4MDAsIDB4MDAsIDB4MDAsIDB4MDAsIDB4MDAsIDB4MDAsIDB4MzAsIDB4MEEsCisJCQkg
ICAgICAweEE1LCAweDAwLCAweDAwLCAweDAwLCAweDAwKTsKKwlkc2lfZ2VuZXJpY193cml0ZV9z
ZXEoZHNpLCBTVDc3MDNfQ01EX1NFVEdBTU1BLAorCQkJICAgICAgMHgwMCwgMHgwOSwgMHgwRSwg
MHgyOSwgMHgyRCwgMHgzQywgMHg0MSwgMHgzNywKKwkJCSAgICAgIDB4MDcsIDB4MEIsIDB4MEQs
IDB4MTAsIDB4MTEsIDB4MEYsIDB4MTAsIDB4MTEsCisJCQkgICAgICAweDE4LCAweDAwLCAweDA5
LCAweDBFLCAweDI5LCAweDJELCAweDNDLCAweDQxLAorCQkJICAgICAgMHgzNywgMHgwNywgMHgw
QiwgMHgwRCwgMHgxMCwgMHgxMSwgMHgwRiwgMHgxMCwKKwkJCSAgICAgIDB4MTEsIDB4MTgpOwor
CW1zbGVlcCgyMCk7CisKKwlyZXQgPSBtaXBpX2RzaV9kY3NfZXhpdF9zbGVlcF9tb2RlKGRzaSk7
CisJaWYgKHJldCA8IDApIHsKKwkJRFJNX0RFVl9FUlJPUihkZXYsICJGYWlsZWQgdG8gZXhpdCBz
bGVlcCBtb2RlIik7CisJCXJldHVybiByZXQ7CisJfQorCS8qIFBhbmVsIGlzIG9wZXJhdGlvbmFs
IDEyMCBtc2VjIGFmdGVyIHJlc2V0ICovCisJbXNsZWVwKDYwKTsKKwlyZXQgPSBtaXBpX2RzaV9k
Y3Nfc2V0X2Rpc3BsYXlfb24oZHNpKTsKKwlpZiAocmV0KQorCQlyZXR1cm4gcmV0OworCisJRFJN
X0RFVl9ERUJVR19EUklWRVIoZGV2LCAiUGFuZWwgaW5pdCBzZXF1ZW5jZSBkb25lIik7CisJcmV0
dXJuIDA7Cit9CisKK3N0YXRpYyBpbnQgamgwNTduX2VuYWJsZShzdHJ1Y3QgZHJtX3BhbmVsICpw
YW5lbCkKK3sKKwlzdHJ1Y3QgamgwNTduICpjdHggPSBwYW5lbF90b19qaDA1N24ocGFuZWwpOwor
CisJcmV0dXJuIGJhY2tsaWdodF9lbmFibGUoY3R4LT5iYWNrbGlnaHQpOworfQorCitzdGF0aWMg
aW50IGpoMDU3bl9kaXNhYmxlKHN0cnVjdCBkcm1fcGFuZWwgKnBhbmVsKQoreworCXN0cnVjdCBq
aDA1N24gKmN0eCA9IHBhbmVsX3RvX2poMDU3bihwYW5lbCk7CisKKwlyZXR1cm4gYmFja2xpZ2h0
X2Rpc2FibGUoY3R4LT5iYWNrbGlnaHQpOworfQorCitzdGF0aWMgaW50IGpoMDU3bl91bnByZXBh
cmUoc3RydWN0IGRybV9wYW5lbCAqcGFuZWwpCit7CisJc3RydWN0IGpoMDU3biAqY3R4ID0gcGFu
ZWxfdG9famgwNTduKHBhbmVsKTsKKwlzdHJ1Y3QgbWlwaV9kc2lfZGV2aWNlICpkc2kgPSB0b19t
aXBpX2RzaV9kZXZpY2UoY3R4LT5kZXYpOworCisJaWYgKCFjdHgtPnByZXBhcmVkKQorCQlyZXR1
cm4gMDsKKworCW1pcGlfZHNpX2Rjc19zZXRfZGlzcGxheV9vZmYoZHNpKTsKKwljdHgtPnByZXBh
cmVkID0gZmFsc2U7CisKKwlyZXR1cm4gMDsKK30KKworc3RhdGljIGludCBqaDA1N25fcHJlcGFy
ZShzdHJ1Y3QgZHJtX3BhbmVsICpwYW5lbCkKK3sKKwlzdHJ1Y3QgamgwNTduICpjdHggPSBwYW5l
bF90b19qaDA1N24ocGFuZWwpOworCWludCByZXQ7CisKKwlpZiAoY3R4LT5wcmVwYXJlZCkKKwkJ
cmV0dXJuIDA7CisKKwlEUk1fREVWX0RFQlVHX0RSSVZFUihjdHgtPmRldiwgIlJlc2V0dGluZyB0
aGUgcGFuZWwuIik7CisJZ3Bpb2Rfc2V0X3ZhbHVlX2NhbnNsZWVwKGN0eC0+cmVzZXRfZ3Bpbywg
MSk7CisJdXNsZWVwX3JhbmdlKDIwLCA0MCk7CisJZ3Bpb2Rfc2V0X3ZhbHVlX2NhbnNsZWVwKGN0
eC0+cmVzZXRfZ3BpbywgMCk7CisJbXNsZWVwKDIwKTsKKworCXJldCA9IGpoMDU3bl9pbml0X3Nl
cXVlbmNlKGN0eCk7CisJaWYgKHJldCA8IDApIHsKKwkJRFJNX0RFVl9FUlJPUihjdHgtPmRldiwg
IlBhbmVsIGluaXQgc2VxdWVuY2UgZmFpbGVkOiAlZCIsIHJldCk7CisJCXJldHVybiByZXQ7CisJ
fQorCisJY3R4LT5wcmVwYXJlZCA9IHRydWU7CisKKwlyZXR1cm4gMDsKK30KKworc3RhdGljIGNv
bnN0IHN0cnVjdCBkcm1fZGlzcGxheV9tb2RlIGRlZmF1bHRfbW9kZSA9IHsKKwkuaGRpc3BsYXkg
ICAgPSA3MjAsCisJLmhzeW5jX3N0YXJ0ID0gNzIwICsgOTAsCisJLmhzeW5jX2VuZCAgID0gNzIw
ICsgOTAgKyAyMCwKKwkuaHRvdGFsCSAgICAgPSA3MjAgKyA5MCArIDIwICsgMjAsCisJLnZkaXNw
bGF5ICAgID0gMTQ0MCwKKwkudnN5bmNfc3RhcnQgPSAxNDQwICsgMjAsCisJLnZzeW5jX2VuZCAg
ID0gMTQ0MCArIDIwICsgNCwKKwkudnRvdGFsCSAgICAgPSAxNDQwICsgMjAgKyA0ICsgMTIsCisJ
LnZyZWZyZXNoICAgID0gNjAsCisJLmNsb2NrCSAgICAgPSA3NTI3NiwKKwkuZmxhZ3MJICAgICA9
IERSTV9NT0RFX0ZMQUdfTkhTWU5DIHwgRFJNX01PREVfRkxBR19OVlNZTkMsCisJLndpZHRoX21t
ICAgID0gNjUsCisJLmhlaWdodF9tbSAgID0gMTMwLAorfTsKKworc3RhdGljIGludCBqaDA1N25f
Z2V0X21vZGVzKHN0cnVjdCBkcm1fcGFuZWwgKnBhbmVsKQoreworCXN0cnVjdCBqaDA1N24gKmN0
eCA9IHBhbmVsX3RvX2poMDU3bihwYW5lbCk7CisJc3RydWN0IGRybV9kaXNwbGF5X21vZGUgKm1v
ZGU7CisKKwltb2RlID0gZHJtX21vZGVfZHVwbGljYXRlKHBhbmVsLT5kcm0sICZkZWZhdWx0X21v
ZGUpOworCWlmICghbW9kZSkgeworCQlEUk1fREVWX0VSUk9SKGN0eC0+ZGV2LCAiRmFpbGVkIHRv
IGFkZCBtb2RlICV1eCV1QCV1IiwKKwkJCSAgICAgIGRlZmF1bHRfbW9kZS5oZGlzcGxheSwgZGVm
YXVsdF9tb2RlLnZkaXNwbGF5LAorCQkJICAgICAgZGVmYXVsdF9tb2RlLnZyZWZyZXNoKTsKKwkJ
cmV0dXJuIC1FTk9NRU07CisJfQorCisJZHJtX21vZGVfc2V0X25hbWUobW9kZSk7CisKKwltb2Rl
LT50eXBlID0gRFJNX01PREVfVFlQRV9EUklWRVIgfCBEUk1fTU9ERV9UWVBFX1BSRUZFUlJFRDsK
KwlwYW5lbC0+Y29ubmVjdG9yLT5kaXNwbGF5X2luZm8ud2lkdGhfbW0gPSBtb2RlLT53aWR0aF9t
bTsKKwlwYW5lbC0+Y29ubmVjdG9yLT5kaXNwbGF5X2luZm8uaGVpZ2h0X21tID0gbW9kZS0+aGVp
Z2h0X21tOworCWRybV9tb2RlX3Byb2JlZF9hZGQocGFuZWwtPmNvbm5lY3RvciwgbW9kZSk7CisK
KwlyZXR1cm4gMTsKK30KKworc3RhdGljIGNvbnN0IHN0cnVjdCBkcm1fcGFuZWxfZnVuY3Mgamgw
NTduX2RybV9mdW5jcyA9IHsKKwkuZGlzYWJsZSAgID0gamgwNTduX2Rpc2FibGUsCisJLnVucHJl
cGFyZSA9IGpoMDU3bl91bnByZXBhcmUsCisJLnByZXBhcmUgICA9IGpoMDU3bl9wcmVwYXJlLAor
CS5lbmFibGUJICAgPSBqaDA1N25fZW5hYmxlLAorCS5nZXRfbW9kZXMgPSBqaDA1N25fZ2V0X21v
ZGVzLAorfTsKKworc3RhdGljIGludCBhbGxwaXhlbHNvbl9zZXQodm9pZCAqZGF0YSwgdTY0IHZh
bCkKK3sKKwlzdHJ1Y3QgamgwNTduICpjdHggPSBkYXRhOworCXN0cnVjdCBtaXBpX2RzaV9kZXZp
Y2UgKmRzaSA9IHRvX21pcGlfZHNpX2RldmljZShjdHgtPmRldik7CisKKwlEUk1fREVWX0RFQlVH
X0RSSVZFUihjdHgtPmRldiwgIlNldHRpbmcgYWxsIHBpeGVscyBvbiIpOworCWRzaV9nZW5lcmlj
X3dyaXRlX3NlcShkc2ksIFNUNzcwM19DTURfQUxMX1BJWEVMX09OKTsKKwltc2xlZXAodmFsICog
MTAwMCk7CisJLyogUmVzZXQgdGhlIHBhbmVsIHRvIGdldCB2aWRlbyBiYWNrICovCisJZHJtX3Bh
bmVsX2Rpc2FibGUoJmN0eC0+cGFuZWwpOworCWRybV9wYW5lbF91bnByZXBhcmUoJmN0eC0+cGFu
ZWwpOworCWRybV9wYW5lbF9wcmVwYXJlKCZjdHgtPnBhbmVsKTsKKwlkcm1fcGFuZWxfZW5hYmxl
KCZjdHgtPnBhbmVsKTsKKworCXJldHVybiAwOworfQorCitERUZJTkVfU0lNUExFX0FUVFJJQlVU
RShhbGxwaXhlbHNvbl9mb3BzLCBOVUxMLAorCQkJYWxscGl4ZWxzb25fc2V0LCAiJWxsdVxuIik7
CisKK3N0YXRpYyBpbnQgamgwNTduX2RlYnVnZnNfaW5pdChzdHJ1Y3QgamgwNTduICpjdHgpCit7
CisJc3RydWN0IGRlbnRyeSAqZjsKKworCWN0eC0+ZGVidWdmcyA9IGRlYnVnZnNfY3JlYXRlX2Rp
cihEUlZfTkFNRSwgTlVMTCk7CisJaWYgKCFjdHgtPmRlYnVnZnMpCisJCXJldHVybiAtRU5PTUVN
OworCisJZiA9IGRlYnVnZnNfY3JlYXRlX2ZpbGUoImFsbHBpeGVsc29uIiwgMDYwMCwKKwkJCQlj
dHgtPmRlYnVnZnMsIGN0eCwgJmFsbHBpeGVsc29uX2ZvcHMpOworCWlmICghZikKKwkJcmV0dXJu
IC1FTk9NRU07CisKKwlyZXR1cm4gMDsKK30KKworc3RhdGljIHZvaWQgamgwNTduX2RlYnVnZnNf
cmVtb3ZlKHN0cnVjdCBqaDA1N24gKmN0eCkKK3sKKwlkZWJ1Z2ZzX3JlbW92ZV9yZWN1cnNpdmUo
Y3R4LT5kZWJ1Z2ZzKTsKKwljdHgtPmRlYnVnZnMgPSBOVUxMOworfQorCitzdGF0aWMgaW50IGpo
MDU3bl9wcm9iZShzdHJ1Y3QgbWlwaV9kc2lfZGV2aWNlICpkc2kpCit7CisJc3RydWN0IGRldmlj
ZSAqZGV2ID0gJmRzaS0+ZGV2OworCXN0cnVjdCBqaDA1N24gKmN0eDsKKwlpbnQgcmV0OworCisJ
Y3R4ID0gZGV2bV9remFsbG9jKGRldiwgc2l6ZW9mKCpjdHgpLCBHRlBfS0VSTkVMKTsKKwlpZiAo
IWN0eCkKKwkJcmV0dXJuIC1FTk9NRU07CisKKwljdHgtPnJlc2V0X2dwaW8gPSBkZXZtX2dwaW9k
X2dldChkZXYsICJyZXNldCIsIEdQSU9EX09VVF9MT1cpOworCWlmIChJU19FUlIoY3R4LT5yZXNl
dF9ncGlvKSkgeworCQlEUk1fREVWX0VSUk9SKGRldiwgImNhbm5vdCBnZXQgcmVzZXQgZ3BpbyIp
OworCQlyZXR1cm4gUFRSX0VSUihjdHgtPnJlc2V0X2dwaW8pOworCX0KKworCW1pcGlfZHNpX3Nl
dF9kcnZkYXRhKGRzaSwgY3R4KTsKKworCWN0eC0+ZGV2ID0gZGV2OworCisJZHNpLT5sYW5lcyA9
IDQ7CisJZHNpLT5mb3JtYXQgPSBNSVBJX0RTSV9GTVRfUkdCODg4OworCWRzaS0+bW9kZV9mbGFn
cyA9IE1JUElfRFNJX01PREVfVklERU8gfAorCQlNSVBJX0RTSV9NT0RFX1ZJREVPX0JVUlNUIHwg
TUlQSV9EU0lfTU9ERV9WSURFT19TWU5DX1BVTFNFOworCisJY3R4LT5iYWNrbGlnaHQgPSBkZXZt
X29mX2ZpbmRfYmFja2xpZ2h0KGRldik7CisJaWYgKElTX0VSUihjdHgtPmJhY2tsaWdodCkpCisJ
CXJldHVybiBQVFJfRVJSKGN0eC0+YmFja2xpZ2h0KTsKKworCWRybV9wYW5lbF9pbml0KCZjdHgt
PnBhbmVsKTsKKwljdHgtPnBhbmVsLmRldiA9IGRldjsKKwljdHgtPnBhbmVsLmZ1bmNzID0gJmpo
MDU3bl9kcm1fZnVuY3M7CisKKwlkcm1fcGFuZWxfYWRkKCZjdHgtPnBhbmVsKTsKKworCXJldCA9
IG1pcGlfZHNpX2F0dGFjaChkc2kpOworCWlmIChyZXQgPCAwKSB7CisJCURSTV9ERVZfRVJST1Io
ZGV2LCAibWlwaV9kc2lfYXR0YWNoIGZhaWxlZC4gSXMgaG9zdCByZWFkeT8iKTsKKwkJZHJtX3Bh
bmVsX3JlbW92ZSgmY3R4LT5wYW5lbCk7CisJCXJldHVybiByZXQ7CisJfQorCisJRFJNX0RFVl9J
TkZPKGRldiwgIiV1eCV1QCV1ICV1YnBwIGRzaSAldWRsIC0gcmVhZHkiLAorCQkgICAgIGRlZmF1
bHRfbW9kZS5oZGlzcGxheSwgZGVmYXVsdF9tb2RlLnZkaXNwbGF5LAorCQkgICAgIGRlZmF1bHRf
bW9kZS52cmVmcmVzaCwKKwkJICAgICBtaXBpX2RzaV9waXhlbF9mb3JtYXRfdG9fYnBwKGRzaS0+
Zm9ybWF0KSwgZHNpLT5sYW5lcyk7CisKKwlqaDA1N25fZGVidWdmc19pbml0KGN0eCk7CisJcmV0
dXJuIDA7Cit9CisKK3N0YXRpYyB2b2lkIGpoMDU3bl9zaHV0ZG93bihzdHJ1Y3QgbWlwaV9kc2lf
ZGV2aWNlICpkc2kpCit7CisJc3RydWN0IGpoMDU3biAqY3R4ID0gbWlwaV9kc2lfZ2V0X2RydmRh
dGEoZHNpKTsKKwlpbnQgcmV0OworCisJcmV0ID0gamgwNTduX3VucHJlcGFyZSgmY3R4LT5wYW5l
bCk7CisJaWYgKHJldCA8IDApCisJCURSTV9ERVZfRVJST1IoJmRzaS0+ZGV2LCAiRmFpbGVkIHRv
IHVucHJlcGFyZSBwYW5lbDogJWRcbiIsCisJCQkgICAgICByZXQpOworCisJcmV0ID0gamgwNTdu
X2Rpc2FibGUoJmN0eC0+cGFuZWwpOworCWlmIChyZXQgPCAwKQorCQlEUk1fREVWX0VSUk9SKCZk
c2ktPmRldiwgIkZhaWxlZCB0byBkaXNhYmxlIHBhbmVsOiAlZFxuIiwKKwkJCSAgICAgIHJldCk7
Cit9CisKK3N0YXRpYyBpbnQgamgwNTduX3JlbW92ZShzdHJ1Y3QgbWlwaV9kc2lfZGV2aWNlICpk
c2kpCit7CisJc3RydWN0IGpoMDU3biAqY3R4ID0gbWlwaV9kc2lfZ2V0X2RydmRhdGEoZHNpKTsK
KwlpbnQgcmV0OworCisJamgwNTduX3NodXRkb3duKGRzaSk7CisKKwlyZXQgPSBtaXBpX2RzaV9k
ZXRhY2goZHNpKTsKKwlpZiAocmV0IDwgMCkKKwkJRFJNX0RFVl9FUlJPUigmZHNpLT5kZXYsICJG
YWlsZWQgdG8gZGV0YWNoIGZyb20gRFNJIGhvc3Q6ICVkXG4iLAorCQkJICAgICAgcmV0KTsKKwor
CWRybV9wYW5lbF9yZW1vdmUoJmN0eC0+cGFuZWwpOworCisJamgwNTduX2RlYnVnZnNfcmVtb3Zl
KGN0eCk7CisKKwlyZXR1cm4gMDsKK30KKworc3RhdGljIGNvbnN0IHN0cnVjdCBvZl9kZXZpY2Vf
aWQgamgwNTduX29mX21hdGNoW10gPSB7CisJeyAuY29tcGF0aWJsZSA9ICJyb2NrdGVjaCxqaDA1
N24wMDkwMCIgfSwKKwl7IC8qIHNlbnRpbmVsICovIH0KK307CitNT0RVTEVfREVWSUNFX1RBQkxF
KG9mLCBqaDA1N25fb2ZfbWF0Y2gpOworCitzdGF0aWMgc3RydWN0IG1pcGlfZHNpX2RyaXZlciBq
aDA1N25fZHJpdmVyID0geworCS5wcm9iZQk9IGpoMDU3bl9wcm9iZSwKKwkucmVtb3ZlID0gamgw
NTduX3JlbW92ZSwKKwkuc2h1dGRvd24gPSBqaDA1N25fc2h1dGRvd24sCisJLmRyaXZlciA9IHsK
KwkJLm5hbWUgPSBEUlZfTkFNRSwKKwkJLm9mX21hdGNoX3RhYmxlID0gamgwNTduX29mX21hdGNo
LAorCX0sCit9OworbW9kdWxlX21pcGlfZHNpX2RyaXZlcihqaDA1N25fZHJpdmVyKTsKKworTU9E
VUxFX0FVVEhPUigiR3VpZG8gR8O8bnRoZXIgPGFneEBzaWd4Y3B1Lm9yZz4iKTsKK01PRFVMRV9E
RVNDUklQVElPTigiRFJNIGRyaXZlciBmb3IgUm9ja3RlY2ggSkgwNTdOMDA5MDAgTUlQSSBEU0kg
cGFuZWwiKTsKK01PRFVMRV9MSUNFTlNFKCJHUEwgdjIiKTsKLS0gCjIuMjAuMQoKX19fX19fX19f
X19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX18KZHJpLWRldmVsIG1haWxpbmcg
bGlzdApkcmktZGV2ZWxAbGlzdHMuZnJlZWRlc2t0b3Aub3JnCmh0dHBzOi8vbGlzdHMuZnJlZWRl
c2t0b3Aub3JnL21haWxtYW4vbGlzdGluZm8vZHJpLWRldmVs