From mboxrd@z Thu Jan  1 00:00:00 1970
Return-Path: <SRS0=CsDi=3F=vger.kernel.org=linux-kernel-owner@kernel.org>
X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on
	aws-us-west-2-korg-lkml-1.web.codeaurora.org
X-Spam-Level: 
X-Spam-Status: No, score=-8.4 required=3.0 tests=DKIMWL_WL_HIGH,DKIM_SIGNED,
	DKIM_VALID,DKIM_VALID_AU,HEADER_FROM_DIFFERENT_DOMAINS,INCLUDES_PATCH,
	MAILING_LIST_MULTI,SIGNED_OFF_BY,SPF_HELO_NONE,SPF_PASS,USER_AGENT_SANE_1
	autolearn=ham autolearn_force=no version=3.4.0
Received: from mail.kernel.org (mail.kernel.org [198.145.29.99])
	by smtp.lore.kernel.org (Postfix) with ESMTP id AED3BC33CB1
	for <linux-kernel@archiver.kernel.org>; Thu, 16 Jan 2020 14:35:32 +0000 (UTC)
Received: from vger.kernel.org (vger.kernel.org [209.132.180.67])
	by mail.kernel.org (Postfix) with ESMTP id 674102051A
	for <linux-kernel@archiver.kernel.org>; Thu, 16 Jan 2020 14:35:32 +0000 (UTC)
Authentication-Results: mail.kernel.org;
	dkim=pass (1024-bit key) header.d=samsung.com header.i=@samsung.com header.b="i5M9MeCI"
Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
        id S1726559AbgAPOfb (ORCPT
        <rfc822;linux-kernel@archiver.kernel.org>);
        Thu, 16 Jan 2020 09:35:31 -0500
Received: from mailout2.w1.samsung.com ([210.118.77.12]:56487 "EHLO
        mailout2.w1.samsung.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org
        with ESMTP id S1726084AbgAPOfb (ORCPT
        <rfc822;linux-kernel@vger.kernel.org>);
        Thu, 16 Jan 2020 09:35:31 -0500
Received: from eucas1p1.samsung.com (unknown [182.198.249.206])
        by mailout2.w1.samsung.com (KnoxPortal) with ESMTP id 20200116143528euoutp026d075760cb1401bd099a3924847d1f60~qZLCO3zTm2428724287euoutp022
        for <linux-kernel@vger.kernel.org>; Thu, 16 Jan 2020 14:35:28 +0000 (GMT)
DKIM-Filter: OpenDKIM Filter v2.11.0 mailout2.w1.samsung.com 20200116143528euoutp026d075760cb1401bd099a3924847d1f60~qZLCO3zTm2428724287euoutp022
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=samsung.com;
        s=mail20170921; t=1579185328;
        bh=Qa+oxcTB/SBEgkmOCuxeJoHr23zbgqMI/Fbq6AjwE6s=;
        h=Subject:To:Cc:From:Date:In-Reply-To:References:From;
        b=i5M9MeCIk+KqKjmcNRa8o9fAlv/eiOHT2aUW8BWZkTvzy+PmMwa8oMVL7nImcHBZ4
         msv9Ui46n2s43WH9fDMBWJGodlBSYznkNNaq8nqOAoVy68L+F/PeN5zDvOnqAPGfJs
         g8j8s+o0PqOBOEaORE4F53eqE3WhgyOopN0+ZMT0=
Received: from eusmges1new.samsung.com (unknown [203.254.199.242]) by
        eucas1p1.samsung.com (KnoxPortal) with ESMTP id
        20200116143528eucas1p14da216f47dc33c8575300cec788900a6~qZLBxu2_G2534025340eucas1p1S;
        Thu, 16 Jan 2020 14:35:28 +0000 (GMT)
Received: from eucas1p1.samsung.com ( [182.198.249.206]) by
        eusmges1new.samsung.com (EUCPMTA) with SMTP id 9A.52.61286.0B4702E5; Thu, 16
        Jan 2020 14:35:28 +0000 (GMT)
Received: from eusmtrp1.samsung.com (unknown [182.198.249.138]) by
        eucas1p1.samsung.com (KnoxPortal) with ESMTPA id
        20200116143527eucas1p1a798ca6ba7e2eae0add699847422d02e~qZLBRqOLj0477004770eucas1p1j;
        Thu, 16 Jan 2020 14:35:27 +0000 (GMT)
Received: from eusmgms1.samsung.com (unknown [182.198.249.179]) by
        eusmtrp1.samsung.com (KnoxPortal) with ESMTP id
        20200116143527eusmtrp1d1e9f3e0e14e3b1aab51f06e5376c553~qZLBQ2X3x0111401114eusmtrp1M;
        Thu, 16 Jan 2020 14:35:27 +0000 (GMT)
X-AuditID: cbfec7f2-ef1ff7000001ef66-66-5e2074b0eb50
Received: from eusmtip1.samsung.com ( [203.254.199.221]) by
        eusmgms1.samsung.com (EUCPMTA) with SMTP id 9D.83.08375.FA4702E5; Thu, 16
        Jan 2020 14:35:27 +0000 (GMT)
Received: from [106.120.51.74] (unknown [106.120.51.74]) by
        eusmtip1.samsung.com (KnoxPortal) with ESMTPA id
        20200116143526eusmtip17e95eb591a32fe3cf001563032b50a2b~qZLAhHZCC2327623276eusmtip1Y;
        Thu, 16 Jan 2020 14:35:26 +0000 (GMT)
Subject: Re: [PATCH 2/2] drm/bridge: Add tc358768 driver
To:     Peter Ujfalusi <peter.ujfalusi@ti.com>, airlied@linux.ie,
        daniel@ffwll.ch, robh+dt@kernel.org, mark.rutland@arm.com,
        narmstrong@baylibre.com
Cc:     tomi.valkeinen@ti.com, dri-devel@lists.freedesktop.org,
        devicetree@vger.kernel.org, linux-kernel@vger.kernel.org,
        Laurent.pinchart@ideasonboard.com, jonas@kwiboo.se,
        jernej.skrabec@siol.net
From:   Andrzej Hajda <a.hajda@samsung.com>
Message-ID: <35d664fe-8091-2744-abf2-69828ebf1148@samsung.com>
Date:   Thu, 16 Jan 2020 15:35:26 +0100
User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:68.0) Gecko/20100101
        Thunderbird/68.2.2
MIME-Version: 1.0
In-Reply-To: <20191217101506.18910-3-peter.ujfalusi@ti.com>
Content-Transfer-Encoding: 8bit
Content-Language: en-US
X-Brightmail-Tracker: H4sIAAAAAAAAA01Se0hTcRTut/vYdTa7TsNDPhsEKaRJQZe0KAi6EaVpkbqybnlRSadtao9/
        WpYyNWU+IDejWWmZiM/UWpk1bKbSyPcTjJJKU8xnD+jhvEb+953zfeec7xwOhck+ERuoWGUS
        r1JycXJSgjdYfli3VCd5RW5991TKZFvbRMyfhlyMMbZYCaZnYZpker+NY0zbZC/OZOSWiJlu
        0y2SKe3vFDHmHAVjmPlOMGlNLWKmyjhE7pGyFbcrEDs9kCZmmxaLcbZIqyfY2vIMkn2t6xKx
        jYvvCHY0q1XEvsjOx9nWgUYRO1frEWwfIQmM4uNiU3iV3+7TkhhTdxpK7E8XXbRaPiANau5E
        mYiigN4O8/lumUhCyegyBPVzfUgI5hFUDutwIZhD8L5YS2Qiu+WKIpNFLBAPEPy4V7iimkKg
        mS3BbSonmoHhCeMy4UwXINDP65fLMfoVAl1phA2TtDf8qhskbVhK74aJxRHcZgqnN8Hw1cO2
        9Ho6DMZ6PhCCxBHa9GPL/e3oACi0zIiFlp5wrb4IE7ALDI0ZRba5QOdSUDb0ccX2PjD13UEC
        doKJ1kdiAbtBR/4NXMBXYLTsOiYUa5euUf0EE4gAGLH+JG3msCXTVSY/Ib0XLKONK4d0gIEp
        R8GDA+Q13MSEtBS06TJBvRFG39SvNHSB0rcLpA7JDas2M6zaxrBqG8P/ucUIL0cufLI6PppX
        +yv5C75qLl6drIz2PZsQX4uW3q/jd+vsY7TQdcaMaArJ10oLQ7wiZQSXor4Ub0ZAYXJnaVuh
        e6RMGsVdusyrEk6pkuN4tRm5UrjcRbrt7vhJGR3NJfHneD6RV/1jRZTdBg3iTgW/zMIWmVDN
        8f3hCT5Bdb2HeifXcKmkQiaxDx+M6KtpyQ/zI3KPwRHtZ1LxsMb1/qxfwS5rZdR5N/eUo6lf
        7KefS5xKFXmf7rZvXtfsH1piFzh0vAXLGVF6az1VtR93Ksa/eoSX63V0kyrdXC8P0Txrzznw
        ZMdMUOLBruETclwdw/n7YCo19xeEer9TegMAAA==
X-Brightmail-Tracker: H4sIAAAAAAAAA+NgFvrDIsWRmVeSWpSXmKPExsVy+t/xu7rrSxTiDPae1bLoPXeSyeL/tonM
        FvOPnGO1uPL1PZvF1e8vmS1OvrnKYtE5cQm7xeVdc9gsll6/yGRxqC/aYtbHH6wWrXuPsFus
        n3+LzYHXY828NYwe72+0snvs/baAxWN2x0xWj02rOtk8Tky4xOSx/dsDVo/73ceZPA70Tmbx
        OH5jO5PH501yAdxRejZF+aUlqQoZ+cUltkrRhhZGeoaWFnpGJpZ6hsbmsVZGpkr6djYpqTmZ
        ZalF+nYJehm7LrcyFlxvY6o4d+wxYwPj/ouMXYycHBICJhKzdx1j72Lk4hASWMoocersK2aI
        hLjE7vlvoWxhiT/Xutggil4zStx71wzWLSxgIXH71XwWkISIwBRGiR2zP4JVMQscZZSY8noa
        E0TLfkaJY5v7WEBa2AQ0Jf5uvskGYvMK2Em8+nYHKM7BwSKgKnG70Q8kLCoQIfH2901WiBJB
        iZMzn4C1cgpYS8w49pEdxGYWUJf4M+8SM4QtL9G8dTaULS5x68l8pgmMQrOQtM9C0jILScss
        JC0LGFlWMYqklhbnpucWG+oVJ+YWl+al6yXn525iBMb8tmM/N+9gvLQx+BCjAAejEg/vjCCF
        OCHWxLLiytxDjBIczEoivCdnyMYJ8aYkVlalFuXHF5XmpBYfYjQF+m0is5Rocj4wHeWVxBua
        GppbWBqaG5sbm1koifN2CByMERJITyxJzU5NLUgtgulj4uCUamAse8YZZjDP/y6HTAyj3Mml
        QsefP/nbXP6L+ZSuEmPnj6UJZnMCJzTWBPUGHj2922XXBuEHf1446/CrHJ7EZRAQXnSTkftZ
        fnCt48aLC0u+SXpv5tq9K7v6qvAy7Z3x0m9mST9pmsy4cAdr1YY2dnedJU/VHJv43jxKU2sU
        SSieEJLctKHelUWJpTgj0VCLuag4EQAB3+yDDwMAAA==
X-CMS-MailID: 20200116143527eucas1p1a798ca6ba7e2eae0add699847422d02e
X-Msg-Generator: CA
Content-Type: text/plain; charset="utf-8"
X-RootMTR: 20191217101520epcas1p4a2bdee0cab0c11670b74fbe9e9397835
X-EPHeader: CA
CMS-TYPE: 201P
X-CMS-RootMailID: 20191217101520epcas1p4a2bdee0cab0c11670b74fbe9e9397835
References: <20191217101506.18910-1-peter.ujfalusi@ti.com>
        <CGME20191217101520epcas1p4a2bdee0cab0c11670b74fbe9e9397835@epcas1p4.samsung.com>
        <20191217101506.18910-3-peter.ujfalusi@ti.com>
Sender: linux-kernel-owner@vger.kernel.org
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org

On 17.12.2019 11:15, Peter Ujfalusi wrote:
> Add basic support for the Toshiba TC358768 RGB to DSI bridge.
> Not all the features of the TC358768 is implemented by the initial driver:
> MIPI_DSI_MODE_VIDEO and MIPI_DSI_FMT_RGB888 is only supported and tested.
>
> Only write is implemented for mipi_dsi_host_ops.transfer.
>
> Signed-off-by: Peter Ujfalusi <peter.ujfalusi@ti.com>
> ---
>  drivers/gpu/drm/bridge/Kconfig    |  10 +
>  drivers/gpu/drm/bridge/Makefile   |   1 +
>  drivers/gpu/drm/bridge/tc358768.c | 963 ++++++++++++++++++++++++++++++
>  3 files changed, 974 insertions(+)
>  create mode 100644 drivers/gpu/drm/bridge/tc358768.c
>
> diff --git a/drivers/gpu/drm/bridge/Kconfig b/drivers/gpu/drm/bridge/Kconfig
> index ccc698c44f58..fd65666702e1 100644
> --- a/drivers/gpu/drm/bridge/Kconfig
> +++ b/drivers/gpu/drm/bridge/Kconfig
> @@ -122,6 +122,16 @@ config DRM_TOSHIBA_TC358767
>  	---help---
>  	  Toshiba TC358767 eDP bridge chip driver.
>  
> +config DRM_TOSHIBA_TC358768
> +	tristate "Toshiba TC358768 MIPI DSI bridge"
> +	depends on OF
> +	select DRM_KMS_HELPER
> +	select REGMAP_I2C
> +	select DRM_PANEL
> +	select DRM_MIPI_DSI
> +	help
> +	  Toshiba TC358768AXBG/TC358778XBG DSI bridge chip driver.
> +
>  config DRM_TI_TFP410
>  	tristate "TI TFP410 DVI/HDMI bridge"
>  	depends on OF
> diff --git a/drivers/gpu/drm/bridge/Makefile b/drivers/gpu/drm/bridge/Makefile
> index a6c7dd7727ea..204696e30572 100644
> --- a/drivers/gpu/drm/bridge/Makefile
> +++ b/drivers/gpu/drm/bridge/Makefile
> @@ -11,6 +11,7 @@ obj-$(CONFIG_DRM_SII9234) += sii9234.o
>  obj-$(CONFIG_DRM_THINE_THC63LVD1024) += thc63lvd1024.o
>  obj-$(CONFIG_DRM_TOSHIBA_TC358764) += tc358764.o
>  obj-$(CONFIG_DRM_TOSHIBA_TC358767) += tc358767.o
> +obj-$(CONFIG_DRM_TOSHIBA_TC358768) += tc358768.o
>  obj-$(CONFIG_DRM_I2C_ADV7511) += adv7511/
>  obj-$(CONFIG_DRM_TI_SN65DSI86) += ti-sn65dsi86.o
>  obj-$(CONFIG_DRM_TI_TFP410) += ti-tfp410.o
> diff --git a/drivers/gpu/drm/bridge/tc358768.c b/drivers/gpu/drm/bridge/tc358768.c
> new file mode 100644
> index 000000000000..63571191b1c4
> --- /dev/null
> +++ b/drivers/gpu/drm/bridge/tc358768.c
> @@ -0,0 +1,963 @@
> +// SPDX-License-Identifier: GPL-2.0
> +/*
> + *  Copyright (C) 2018 Texas Instruments Incorporated - http://www.ti.com


Just FYI, we have 2020 already, maybe update needed.


> + *  Author: Peter Ujfalusi <peter.ujfalusi@ti.com>
> + */
> +
> +#include <linux/clk.h>
> +#include <linux/device.h>
> +#include <linux/gpio/consumer.h>
> +#include <linux/i2c.h>
> +#include <linux/kernel.h>
> +#include <linux/module.h>
> +#include <linux/regmap.h>
> +#include <linux/slab.h>
> +#include <linux/regulator/consumer.h>


alphabetic order


> +
> +#include <drm/drm_atomic_helper.h>
> +#include <drm/drm_crtc_helper.h>
> +#include <drm/drm_drv.h>
> +#include <drm/drm_of.h>
> +#include <drm/drm_panel.h>
> +#include <drm/drm_mipi_dsi.h>
> +#include <video/mipi_display.h>
> +#include <video/videomode.h>
> +
> +/* Global (16-bit addressable) */
> +#define TC358768_CHIPID			0x0000
> +#define TC358768_SYSCTL			0x0002
> +#define TC358768_CONFCTL		0x0004
> +#define TC358768_VSDLY			0x0006
> +#define TC358768_DATAFMT		0x0008
> +#define TC358768_GPIOEN			0x000E
> +#define TC358768_GPIODIR		0x0010
> +#define TC358768_GPIOIN			0x0012
> +#define TC358768_GPIOOUT		0x0014
> +#define TC358768_PLLCTL0		0x0016
> +#define TC358768_PLLCTL1		0x0018
> +#define TC358768_CMDBYTE		0x0022
> +#define TC358768_PP_MISC		0x0032
> +#define TC358768_DSITX_DT		0x0050
> +#define TC358768_FIFOSTATUS		0x00F8
> +
> +/* Debug (16-bit addressable) */
> +#define TC358768_VBUFCTRL		0x00E0
> +#define TC358768_DBG_WIDTH		0x00E2
> +#define TC358768_DBG_VBLANK		0x00E4
> +#define TC358768_DBG_DATA		0x00E8
> +
> +/* TX PHY (32-bit addressable) */
> +#define TC358768_CLW_DPHYCONTTX		0x0100
> +#define TC358768_D0W_DPHYCONTTX		0x0104
> +#define TC358768_D1W_DPHYCONTTX		0x0108
> +#define TC358768_D2W_DPHYCONTTX		0x010C
> +#define TC358768_D3W_DPHYCONTTX		0x0110
> +#define TC358768_CLW_CNTRL		0x0140
> +#define TC358768_D0W_CNTRL		0x0144
> +#define TC358768_D1W_CNTRL		0x0148
> +#define TC358768_D2W_CNTRL		0x014C
> +#define TC358768_D3W_CNTRL		0x0150
> +
> +/* TX PPI (32-bit addressable) */
> +#define TC358768_STARTCNTRL		0x0204
> +#define TC358768_DSITXSTATUS		0x0208
> +#define TC358768_LINEINITCNT		0x0210
> +#define TC358768_LPTXTIMECNT		0x0214
> +#define TC358768_TCLK_HEADERCNT		0x0218
> +#define TC358768_TCLK_TRAILCNT		0x021C
> +#define TC358768_THS_HEADERCNT		0x0220
> +#define TC358768_TWAKEUP		0x0224
> +#define TC358768_TCLK_POSTCNT		0x0228
> +#define TC358768_THS_TRAILCNT		0x022C
> +#define TC358768_HSTXVREGCNT		0x0230
> +#define TC358768_HSTXVREGEN		0x0234
> +#define TC358768_TXOPTIONCNTRL		0x0238
> +#define TC358768_BTACNTRL1		0x023C
> +
> +/* TX CTRL (32-bit addressable) */
> +#define TC358768_DSI_CONTROL		0x040C
> +#define TC358768_DSI_STATUS		0x0410
> +#define TC358768_DSI_INT		0x0414
> +#define TC358768_DSI_INT_ENA		0x0418
> +#define TC358768_DSICMD_RDFIFO		0x0430
> +#define TC358768_DSI_ACKERR		0x0434
> +#define TC358768_DSI_ACKERR_INTENA	0x0438
> +#define TC358768_DSI_ACKERR_HALT	0x043c
> +#define TC358768_DSI_RXERR		0x0440
> +#define TC358768_DSI_RXERR_INTENA	0x0444
> +#define TC358768_DSI_RXERR_HALT		0x0448
> +#define TC358768_DSI_ERR		0x044C
> +#define TC358768_DSI_ERR_INTENA		0x0450
> +#define TC358768_DSI_ERR_HALT		0x0454
> +#define TC358768_DSI_CONFW		0x0500
> +#define TC358768_DSI_LPCMD		0x0500
> +#define TC358768_DSI_RESET		0x0504
> +#define TC358768_DSI_INT_CLR		0x050C
> +#define TC358768_DSI_START		0x0518
> +
> +/* DSITX CTRL (16-bit addressable) */
> +#define TC358768_DSICMD_TX		0x0600
> +#define TC358768_DSICMD_TYPE		0x0602
> +#define TC358768_DSICMD_WC		0x0604
> +#define TC358768_DSICMD_WD0		0x0610
> +#define TC358768_DSICMD_WD1		0x0612
> +#define TC358768_DSICMD_WD2		0x0614
> +#define TC358768_DSICMD_WD3		0x0616
> +#define TC358768_DSI_EVENT		0x0620
> +#define TC358768_DSI_VSW		0x0622
> +#define TC358768_DSI_VBPR		0x0624
> +#define TC358768_DSI_VACT		0x0626
> +#define TC358768_DSI_HSW		0x0628
> +#define TC358768_DSI_HBPR		0x062A
> +#define TC358768_DSI_HACT		0x062C
> +
> +static const char * const tc358768_supplies[] = {
> +	"vddc", "vddmipi", "vddio"
> +};
> +
> +struct tc358768_dsi_output {
> +	struct mipi_dsi_device *dev;
> +	struct drm_panel *panel;
> +	struct drm_bridge *bridge;
> +};
> +
> +struct tc358768_priv {
> +	struct device *dev;
> +	struct regmap *regmap;
> +	struct gpio_desc *reset_gpio;
> +	struct regulator_bulk_data supplies[ARRAY_SIZE(tc358768_supplies)];
> +	struct clk *refclk;
> +
> +	struct mipi_dsi_host dsi_host;
> +	struct drm_bridge bridge;
> +	struct tc358768_dsi_output output;


Since tc358768_dsi_output is used only here, you can define it here as
well, up to you.


> +
> +	const struct drm_display_mode *mode;
> +	u32 pd_lines; /* number of Parallel Port Input Data Lines */
> +	u32 dsi_lanes; /* number of DSI Lanes */
> +
> +	u32 fbd;
> +	u32 prd;
> +	u32 frs;


Looks ugly, please rename these 3 vars to sth more readable, or at least
document them (if the names comes from the specification).


> +
> +	u32 dsiclk; /* pll_clk / 2 */
> +};
> +
> +static inline struct tc358768_priv *dsi_host_to_tc358768(struct mipi_dsi_host
> +							 *host)
> +{
> +	return container_of(host, struct tc358768_priv, dsi_host);
> +}
> +
> +static inline struct tc358768_priv *bridge_to_tc358768(struct drm_bridge
> +						       *bridge)
> +{
> +	return container_of(bridge, struct tc358768_priv, bridge);
> +}
> +
> +static int tc358768_write(struct tc358768_priv *priv, u32 reg, u32 val)
> +{
> +	size_t count = 2;
> +
> +	/* 16-bit register? */
> +	if (reg < 0x100 || reg >= 0x600)
> +		count = 1;
> +
> +	return regmap_bulk_write(priv->regmap, reg, &val, count);
> +}
> +
> +static int tc358768_read(struct tc358768_priv *priv, u32 reg, u32 *val)
> +{
> +	size_t count = 2;
> +
> +	/* 16-bit register? */
> +	if (reg < 0x100 || reg >= 0x600) {
> +		*val = 0;
> +		count = 1;
> +	}
> +
> +	return regmap_bulk_read(priv->regmap, reg, val, count);
> +}
> +
> +static int tc358768_update_bits(struct tc358768_priv *priv, u32 reg, u32 mask,
> +				u32 val)
> +{
> +	int ret;
> +	u32 tmp, orig;
> +
> +	ret = tc358768_read(priv, reg, &orig);
> +	if (ret != 0)
> +		return ret;
> +
> +	tmp = orig & ~mask;
> +	tmp |= val & mask;
> +
> +	if (tmp != orig)
> +		ret = tc358768_write(priv, reg, tmp);
> +
> +	return ret;
> +}


You have defined 3 hw access functions which can fail but you do not
check their return values in later usage. Does regmap/i2c logs sth in
case of error?

If not, maybe error logging should be added at least in these accessors.

The best would be to propagate errors to callers, either traditional way
(add check after each call), either you can use 'error state' pattern,
which I recommend (see for example to 'ctx->error' usage in sil-sii8620.c).


> +
> +static void tc358768_sw_reset(struct tc358768_priv *priv)
> +{
> +	/* Assert Reset */
> +	tc358768_write(priv, TC358768_SYSCTL, 1);
> +	/* Release Reset, Exit Sleep */
> +	tc358768_write(priv, TC358768_SYSCTL, 0);
> +}
> +
> +static void tc358768_hw_enable(struct tc358768_priv *priv, bool enable)
> +{
> +	int ret;
> +
> +	if (enable) {
> +		ret = regulator_bulk_enable(ARRAY_SIZE(priv->supplies),
> +					    priv->supplies);
> +		if (ret < 0)
> +			dev_err(priv->dev, "error enabling regulators (%d)\n",
> +				ret);
> +		usleep_range(200, 300);
> +	}
> +
> +	/*
> +	 * The RESX is active low (GPIO_ACTIVE_LOW).
> +	 * Invert the 'enable' value to get correct assertion for the gpio:
> +	 * enable == true: reset_gpio needs to be DEASSERTED (value = 0)
> +	 * enable == false: reset_gpio needs to be ASSERTED (value = 1)
> +	 */
> +	gpiod_set_value_cansleep(priv->reset_gpio, !enable);
> +
> +	regcache_cache_only(priv->regmap, !enable);
> +	if (enable) {
> +		/* wait for encoder clocks to stabilize */
> +		usleep_range(1000, 2000);
> +
> +		regcache_sync(priv->regmap);


What do you need to sync here?


> +	} else {
> +		ret = regulator_bulk_disable(ARRAY_SIZE(priv->supplies),
> +					     priv->supplies);
> +		if (ret < 0)
> +			dev_err(priv->dev, "error disabling regulators (%d)\n",
> +				ret);
> +	}
> +}


Above function looks ugly - these 'if (enable)' and similar are hard to
read, maybe two separate hw_enable, hw_disable function would look
better, more readable, up to you.


> +
> +static u32 tc358768_pll_to_pclk(struct tc358768_priv *priv, u32 pll_clk)
> +{
> +	return (u32)div_u64((u64)pll_clk * priv->dsi_lanes, priv->pd_lines);
> +}
> +
> +static u32 tc358768_pclk_to_pll(struct tc358768_priv *priv, u32 pclk)
> +{
> +	return (u32)div_u64((u64)pclk * priv->pd_lines, priv->dsi_lanes);
> +}
> +
> +static int tc358768_calc_pll(struct tc358768_priv *priv)
> +{
> +	const u32 frs_limits[] = {
> +		1000000000,
> +		500000000,
> +		250000000,
> +		125000000,
> +		62500000
> +	};
> +	unsigned long refclk;
> +	u32 prd, target_pll, i, max_pll, min_pll;
> +	u32 frs, best_diff, best_pll, best_prd, best_fbd;
> +
> +	target_pll = tc358768_pclk_to_pll(priv, priv->mode->clock * 1000);
> +
> +	/* pll_clk = RefClk * [(FBD + 1)/ (PRD + 1)] * [1 / (2^FRS)] */
> +
I guess below code:
> +	frs = UINT_MAX;
> +
> +	for (i = 0; i < ARRAY_SIZE(frs_limits) - 1; i++) {
> +		if (target_pll < frs_limits[i] &&
> +		    target_pll >= frs_limits[i + 1]) {
> +			frs = i;
> +			max_pll = frs_limits[i];
> +			min_pll = frs_limits[i + 1];
> +			break;
> +		}
> +	}
> +
> +	if (frs == UINT_MAX)
> +		return -EINVAL;


can be simplified:

for (i = 0; i < ARRAY_SIZE(frs_limits); i++)

    if (target_pll >= frs_limits[i])

       break;

if (i == ARRAY_SIZE(frs_limits) || i == 0)

    return -EINVAL;

frs = i - 1;

max_pll = frs_limits[i-1];

min_pll = frs_limits[i];

> +
> +	refclk = clk_get_rate(priv->refclk);
> +
> +	best_diff = UINT_MAX;
> +	best_pll = 0;
> +	best_prd = 0;
> +	best_fbd = 0;
> +
> +	for (prd = 0; prd < 16; ++prd) {
> +		u32 divisor = (prd + 1) * (1 << frs);
> +		u32 fbd;
> +
> +		for (fbd = 0; fbd < 512; ++fbd) {
> +			u32 pll, diff;
> +
> +			pll = (u32)div_u64((u64)refclk * (fbd + 1), divisor);
> +
> +			if (pll >= max_pll || pll < min_pll)
> +				continue;
> +
> +			diff = max(pll, target_pll) - min(pll, target_pll);
> +
> +			if (diff < best_diff) {
> +				best_diff = diff;
> +				best_pll = pll;
> +				best_prd = prd;
> +				best_fbd = fbd;
> +			}
> +
> +			if (best_diff == 0)
> +				break;
> +		}
> +
> +		if (best_diff == 0)
> +			break;
why another check here?
> +	}
> +
> +	if (best_diff == UINT_MAX) {
> +		dev_err(priv->dev, "could not find suitable PLL setup\n");
> +		return -EINVAL;
> +	}
> +
> +	priv->fbd = best_fbd;
> +	priv->prd = best_prd;
> +	priv->frs = frs;
> +	priv->dsiclk = best_pll / 2;
> +
> +	return 0;
> +}
> +
> +static int tc358768_dsi_host_attach(struct mipi_dsi_host *host,
> +				    struct mipi_dsi_device *dev)
> +{
> +	struct tc358768_priv *priv = dsi_host_to_tc358768(host);
> +	struct drm_bridge *bridge;
> +	struct drm_panel *panel;
> +	struct device_node *ep;
> +	int ret;
> +
> +	if (dev->lanes > 4) {
> +		dev_err(priv->dev, "unsupported number of data lanes(%u)\n",
> +			dev->lanes);
> +		return -EINVAL;
> +	}
> +
> +	/*
> +	 * tc358768 supports both Video and Pulse mode, but the driver only
> +	 * implements Video (event) mode currently
> +	 */
> +	if (!(dev->mode_flags & MIPI_DSI_MODE_VIDEO)) {
> +		dev_err(priv->dev, "Only MIPI_DSI_MODE_VIDEO is supported\n");
> +		return -ENOTSUPP;
> +	}
> +
> +	/*
> +	 * tc358768 supports RGB888, RGB666, RGB666_PACKED and RGB565, but only
> +	 * RGB888 is verified.
> +	 */
> +	if (dev->format != MIPI_DSI_FMT_RGB888) {
> +		dev_warn(priv->dev, "Only MIPI_DSI_FMT_RGB888 tested!\n");
> +		return -ENOTSUPP;
> +	}
> +
> +	ret = drm_of_find_panel_or_bridge(host->dev->of_node, 1, 0, &panel,
> +					  &bridge);
> +	if (ret)
> +		return ret;
> +
> +	if (panel) {
> +		bridge = drm_panel_bridge_add_typed(panel,
> +						    DRM_MODE_CONNECTOR_DSI);
> +		if (IS_ERR(bridge))
> +			return PTR_ERR(bridge);
> +	}
> +
> +	priv->output.dev = dev;
> +	priv->output.bridge = bridge;
> +	priv->output.panel = panel;
> +
> +	priv->dsi_lanes = dev->lanes;
> +
> +	/* get input ep (port0/endpoint0) */
> +	ret = -EINVAL;
> +	ep = of_graph_get_endpoint_by_regs(host->dev->of_node, 0, 0);
> +	if (ep) {
> +		ret = of_property_read_u32(ep, "data-lines", &priv->pd_lines);
> +
> +		of_node_put(ep);
> +	}
> +
> +	if (ret)
> +		priv->pd_lines = mipi_dsi_pixel_format_to_bpp(dev->format);
> +
> +	drm_bridge_add(&priv->bridge);
> +
> +	return 0;
> +}
> +
> +static int tc358768_dsi_host_detach(struct mipi_dsi_host *host,
> +				    struct mipi_dsi_device *dev)
> +{
> +	struct tc358768_priv *priv = dsi_host_to_tc358768(host);
> +
> +	drm_bridge_remove(&priv->bridge);
> +	if (priv->output.panel)
> +		drm_panel_bridge_remove(priv->output.bridge);
> +
> +	return 0;
> +}
> +
> +static ssize_t tc358768_dsi_host_transfer(struct mipi_dsi_host *host,
> +					  const struct mipi_dsi_msg *msg)
> +{
> +	struct tc358768_priv *priv = dsi_host_to_tc358768(host);
> +	struct mipi_dsi_packet packet;
> +	int ret;
> +
> +	if (msg->rx_len) {
> +		dev_warn(priv->dev, "MIPI rx is not supported\n");
> +		return -ENOTSUPP;
> +	}
> +
> +	if (msg->tx_len > 8) {
> +		dev_warn(priv->dev, "Maximum 8 byte MIPI tx is supported\n");
> +		return -ENOTSUPP;
> +	}
> +
> +	ret = mipi_dsi_create_packet(&packet, msg);
> +	if (ret)
> +		return ret;
> +
> +	tc358768_hw_enable(priv, true);
> +
> +	if (mipi_dsi_packet_format_is_short(msg->type)) {
> +		tc358768_write(priv, TC358768_DSICMD_TYPE,
> +			       (0x10 << 8) | (packet.header[0] & 0x3f));
> +		tc358768_write(priv, TC358768_DSICMD_WC, 0);
> +		tc358768_write(priv, TC358768_DSICMD_WD0,
> +			       (packet.header[2] << 8) | packet.header[1]);
> +	} else {
> +		int i, j;
> +
> +		tc358768_write(priv, TC358768_DSICMD_TYPE,
> +			       (0x40 << 8) | (packet.header[0] & 0x3f));
> +		tc358768_write(priv, TC358768_DSICMD_WC, packet.payload_length);
> +		for (i = 0; i < packet.payload_length; i += 2) {
> +			u16 val = 0;
> +
> +			for (j = 0; j < 2 && i + j < packet.payload_length; j++)
> +				val |= packet.payload[i + j] << (8 * j);
> +


Quite clever, but barely readable, maybe:

u16 val = packet.payload[i];

if (i + 1 < packet.payload_length)

  val |= packet.payload[i + 1] << 8;


> +			tc358768_write(priv, TC358768_DSICMD_WD0 + i, val);
> +		}
> +	}
> +
> +	/* start transfer */
> +	tc358768_write(priv, TC358768_DSICMD_TX, 1);
> +
> +	tc358768_hw_enable(priv, false);
> +
> +	return 0;
> +}
> +
> +static const struct mipi_dsi_host_ops tc358768_dsi_host_ops = {
> +	.attach = tc358768_dsi_host_attach,
> +	.detach = tc358768_dsi_host_detach,
> +	.transfer = tc358768_dsi_host_transfer,
> +};
> +
> +static int tc358768_bridge_attach(struct drm_bridge *bridge)
> +{
> +	struct tc358768_priv *priv = bridge_to_tc358768(bridge);
> +
> +	if (!drm_core_check_feature(bridge->dev, DRIVER_ATOMIC)) {
> +		dev_err(priv->dev, "needs atomic updates support\n");
> +		return -ENOTSUPP;
> +	}
> +
> +	return drm_bridge_attach(bridge->encoder, priv->output.bridge, bridge);
> +}
> +
> +static enum drm_mode_status
> +tc358768_bridge_mode_valid(struct drm_bridge *bridge,
> +			   const struct drm_display_mode *mode)
> +{
> +	struct tc358768_priv *priv = bridge_to_tc358768(bridge);
> +
> +	priv->mode = mode;


This is dangerous, you should assume mode pointer provided in this
callback is valid only till end of function.

If you need mode later you can use this ugly pointer:

priv->bridge.encoder->crtc->state->adjusted_mode

or alternatively copy mode to priv (also ugly, but at least no dangling
pointers).



> +
> +	if (tc358768_calc_pll(priv))
> +		return MODE_CLOCK_RANGE;

tc358768_calc_pll modifies state, mode_valid callback shouldn't do it.


Regards

Andrzej


> +
> +	return MODE_OK;
> +}
> +
> +static void tc358768_bridge_disable(struct drm_bridge *bridge)
> +{
> +	struct tc358768_priv *priv = bridge_to_tc358768(bridge);
> +
> +	/* set FrmStop */
> +	tc358768_update_bits(priv, TC358768_PP_MISC, BIT(15), BIT(15));
> +
> +	/* wait at least for one frame */
> +	msleep(50);
> +
> +	/* clear PP_en */
> +	tc358768_update_bits(priv, TC358768_CONFCTL, BIT(6), 0);
> +
> +	/* set RstPtr */
> +	tc358768_update_bits(priv, TC358768_PP_MISC, BIT(14), BIT(14));
> +
> +	tc358768_hw_enable(priv, false);
> +}
> +
> +static void tc358768_setup_pll(struct tc358768_priv *priv)
> +{
> +	u32 fbd, prd, frs;
> +
> +	fbd = priv->fbd;
> +	prd = priv->prd;
> +	frs = priv->frs;
> +
> +	dev_dbg(priv->dev, "PLL: refclk %lu, fbd %u, prd %u, frs %u\n",
> +		clk_get_rate(priv->refclk), fbd, prd, frs);
> +	dev_dbg(priv->dev, "PLL: pll_clk: %u, DSIClk %u, DSIByteClk %u\n",
> +		priv->dsiclk * 2, priv->dsiclk, priv->dsiclk / 4);
> +	dev_dbg(priv->dev, "PLL: pclk %u (panel: %u)\n",
> +		tc358768_pll_to_pclk(priv, priv->dsiclk * 2),
> +		priv->mode->clock * 1000);
> +
> +	/* PRD[15:12] FBD[8:0] */
> +	tc358768_write(priv, TC358768_PLLCTL0, (prd << 12) | fbd);
> +
> +	/* FRS[11:10] LBWS[9:8] CKEN[4] RESETB[1] EN[0] */
> +	tc358768_write(priv, TC358768_PLLCTL1,
> +		       (frs << 10) | (0x2 << 8) | BIT(1) | BIT(0));
> +
> +	/* wait for lock */
> +	usleep_range(1000, 2000);
> +
> +	/* FRS[11:10] LBWS[9:8] CKEN[4] PLL_CKEN[4] RESETB[1] EN[0] */
> +	tc358768_write(priv, TC358768_PLLCTL1,
> +		       (frs << 10) | (0x2 << 8) | BIT(4) | BIT(1) | BIT(0));
> +}
> +
> +#define TC358768_PRECISION	1000
> +static u32 tc358768_ns_to_cnt(u32 ns, u32 period_nsk)
> +{
> +	return (ns * TC358768_PRECISION + period_nsk) / period_nsk;
> +}
> +
> +static u32 tc358768_to_ns(u32 nsk)
> +{
> +	return (nsk / TC358768_PRECISION);
> +}
> +
> +static void tc358768_bridge_enable(struct drm_bridge *bridge)
> +{
> +	struct tc358768_priv *priv = bridge_to_tc358768(bridge);
> +	const struct drm_display_mode *mode = priv->mode;
> +	struct mipi_dsi_device *dsi_dev = priv->output.dev;
> +	u32 val, val2, lptxcnt, hact, data_type;
> +	u32 dsiclk = priv->dsiclk;
> +	u32 dsibclk = dsiclk / 4;
> +	u32 dsibclk_nsk, dsiclk_nsk, ui_nsk, phy_delay_nsk;
> +	int i;
> +
> +	tc358768_hw_enable(priv, true);
> +
> +	tc358768_sw_reset(priv);
> +
> +	tc358768_setup_pll(priv);
> +
> +	/* VSDly[9:0] */
> +	tc358768_write(priv, TC358768_VSDLY, 1);
> +
> +	/* Data Format Control Register */
> +	val = BIT(2) | BIT(1) | BIT(0); /* rdswap_en | dsitx_en | txdt_en */
> +	switch (dsi_dev->format) {
> +	case MIPI_DSI_FMT_RGB888:
> +		val |= (0x3 << 4);
> +		hact = mode->hdisplay * 3;
> +		data_type = MIPI_DSI_PACKED_PIXEL_STREAM_24;
> +		break;
> +	case MIPI_DSI_FMT_RGB666:
> +		val |= (0x4 << 4);
> +		hact = mode->hdisplay * 3;
> +		data_type = MIPI_DSI_PACKED_PIXEL_STREAM_18;
> +		break;
> +
> +	case MIPI_DSI_FMT_RGB666_PACKED:
> +		val |= (0x4 << 4) | BIT(3);
> +		hact = mode->hdisplay * 18 / 8;
> +		data_type = MIPI_DSI_PIXEL_STREAM_3BYTE_18;
> +		break;
> +
> +	case MIPI_DSI_FMT_RGB565:
> +		val |= (0x5 << 4);
> +		hact = mode->hdisplay * 2;
> +		data_type = MIPI_DSI_PACKED_PIXEL_STREAM_16;
> +		break;
> +	default:
> +		dev_err(priv->dev, "Invalid data format (%u)\n",
> +			dsi_dev->format);
> +		return;
> +	}
> +
> +	tc358768_write(priv, TC358768_DATAFMT, val);
> +	tc358768_write(priv, TC358768_DSITX_DT, data_type);
> +
> +	/* Enable D-PHY (HiZ->LP11) */
> +	tc358768_write(priv, TC358768_CLW_CNTRL, 0x0000);
> +	/* Enable lanes */
> +	for (i = 0; i < dsi_dev->lanes; i++)
> +		tc358768_write(priv, TC358768_D0W_CNTRL + i * 4, 0x0000);
> +
> +	/* DSI Timings */
> +	dsibclk_nsk = (u32)div_u64((u64)1000000000 * TC358768_PRECISION,
> +				  dsibclk);
> +	dsiclk_nsk = (u32)div_u64((u64)1000000000 * TC358768_PRECISION, dsiclk);
> +	ui_nsk = dsiclk_nsk / 2;
> +	phy_delay_nsk = dsibclk_nsk + 2 * dsiclk_nsk;
> +	dev_dbg(priv->dev, "dsiclk_nsk: %u\n", dsiclk_nsk);
> +	dev_dbg(priv->dev, "ui_nsk: %u\n", ui_nsk);
> +	dev_dbg(priv->dev, "dsibclk_nsk: %u\n", dsibclk_nsk);
> +	dev_dbg(priv->dev, "phy_delay_nsk: %u\n", phy_delay_nsk);
> +
> +	/* LP11 > 100us for D-PHY Rx Init */
> +	val = tc358768_ns_to_cnt(100 * 1000, dsibclk_nsk) - 1;
> +	dev_dbg(priv->dev, "LINEINITCNT: 0x%x\n", val);
> +	tc358768_write(priv, TC358768_LINEINITCNT, val);
> +
> +	/* LPTimeCnt > 50ns */
> +	val = tc358768_ns_to_cnt(50, dsibclk_nsk) - 1;
> +	lptxcnt = val;
> +	dev_dbg(priv->dev, "LPTXTIMECNT: 0x%x\n", val);
> +	tc358768_write(priv, TC358768_LPTXTIMECNT, val);
> +
> +	/* 38ns < TCLK_PREPARE < 95ns */
> +	val = tc358768_ns_to_cnt(65, dsibclk_nsk) - 1;
> +	/* TCLK_PREPARE > 300ns */
> +	val2 = tc358768_ns_to_cnt(300 + tc358768_to_ns(3 * ui_nsk),
> +				  dsibclk_nsk);
> +	val |= (val2 - tc358768_to_ns(phy_delay_nsk - dsibclk_nsk)) << 8;
> +	dev_dbg(priv->dev, "TCLK_HEADERCNT: 0x%x\n", val);
> +	tc358768_write(priv, TC358768_TCLK_HEADERCNT, val);
> +
> +	/* TCLK_TRAIL > 60ns + 3*UI */
> +	val = 60 + tc358768_to_ns(3 * ui_nsk);
> +	val = tc358768_ns_to_cnt(val, dsibclk_nsk) - 5;
> +	dev_dbg(priv->dev, "TCLK_TRAILCNT: 0x%x\n", val);
> +	tc358768_write(priv, TC358768_TCLK_TRAILCNT, val);
> +
> +	/* 40ns + 4*UI < THS_PREPARE < 85ns + 6*UI */
> +	val = 50 + tc358768_to_ns(4 * ui_nsk);
> +	val = tc358768_ns_to_cnt(val, dsibclk_nsk) - 1;
> +	/* THS_ZERO > 145ns + 10*UI */
> +	val2 = tc358768_ns_to_cnt(145 - tc358768_to_ns(ui_nsk), dsibclk_nsk);
> +	val |= (val2 - tc358768_to_ns(phy_delay_nsk)) << 8;
> +	dev_dbg(priv->dev, "THS_HEADERCNT: 0x%x\n", val);
> +	tc358768_write(priv, TC358768_THS_HEADERCNT, val);
> +
> +	/* TWAKEUP > 1ms in lptxcnt steps */
> +	val = tc358768_ns_to_cnt(1020000, dsibclk_nsk);
> +	val = val / (lptxcnt + 1) - 1;
> +	dev_dbg(priv->dev, "TWAKEUP: 0x%x\n", val);
> +	tc358768_write(priv, TC358768_TWAKEUP, val);
> +
> +	/* TCLK_POSTCNT > 60ns + 52*UI */
> +	val = tc358768_ns_to_cnt(60 + tc358768_to_ns(52 * ui_nsk),
> +				 dsibclk_nsk) - 3;
> +	dev_dbg(priv->dev, "TCLK_POSTCNT: 0x%x\n", val);
> +	tc358768_write(priv, TC358768_TCLK_POSTCNT, val);
> +
> +	/* 60ns + 4*UI < THS_PREPARE < 105ns + 12*UI */
> +	val = tc358768_ns_to_cnt(60 + tc358768_to_ns(15 * ui_nsk),
> +				 dsibclk_nsk) - 5;
> +	dev_dbg(priv->dev, "THS_TRAILCNT: 0x%x\n", val);
> +	tc358768_write(priv, TC358768_THS_TRAILCNT, val);
> +
> +	val = BIT(0);
> +	for (i = 0; i < dsi_dev->lanes; i++)
> +		val |= BIT(i + 1);
> +	tc358768_write(priv, TC358768_HSTXVREGEN, val);
> +
> +	if (!(dsi_dev->mode_flags & MIPI_DSI_CLOCK_NON_CONTINUOUS))
> +		tc358768_write(priv, TC358768_TXOPTIONCNTRL, 0x1);
> +
> +	/* TXTAGOCNT[26:16] RXTASURECNT[10:0] */
> +	val = tc358768_to_ns((lptxcnt + 1) * dsibclk_nsk * 4);
> +	val = tc358768_ns_to_cnt(val, dsibclk_nsk) - 1;
> +	val2 = tc358768_ns_to_cnt(tc358768_to_ns((lptxcnt + 1) * dsibclk_nsk),
> +				  dsibclk_nsk) - 2;
> +	val |= val2 << 16;
> +	dev_dbg(priv->dev, "BTACNTRL1: 0x%x\n", val);
> +	tc358768_write(priv, TC358768_BTACNTRL1, val);
> +
> +	/* START[0] */
> +	tc358768_write(priv, TC358768_STARTCNTRL, 1);
> +
> +	/* Set event mode */
> +	tc358768_write(priv, TC358768_DSI_EVENT, 1);
> +
> +	/* vsw (+ vbp) */
> +	tc358768_write(priv, TC358768_DSI_VSW,
> +		       mode->vtotal - mode->vsync_start);
> +	/* vbp (not used in event mode) */
> +	tc358768_write(priv, TC358768_DSI_VBPR, 0);
> +	/* vact */
> +	tc358768_write(priv, TC358768_DSI_VACT, mode->vdisplay);
> +
> +	/* (hsw + hbp) * byteclk * ndl / pclk */
> +	val = (u32)div_u64((mode->htotal - mode->hsync_start) *
> +			   ((u64)priv->dsiclk / 4) * priv->dsi_lanes,
> +			   mode->clock * 1000);
> +	tc358768_write(priv, TC358768_DSI_HSW, val);
> +	/* hbp (not used in event mode) */
> +	tc358768_write(priv, TC358768_DSI_HBPR, 0);
> +	/* hact (bytes) */
> +	tc358768_write(priv, TC358768_DSI_HACT, hact);
> +
> +	/* VSYNC polarity */
> +	if (!(mode->flags & DRM_MODE_FLAG_NVSYNC))
> +		tc358768_update_bits(priv, TC358768_CONFCTL, BIT(5), BIT(5));
> +	/* HSYNC polarity */
> +	if (mode->flags & DRM_MODE_FLAG_PHSYNC)
> +		tc358768_update_bits(priv, TC358768_PP_MISC, BIT(0), BIT(0));
> +
> +	/* Start DSI Tx */
> +	tc358768_write(priv, TC358768_DSI_START, 0x1);
> +
> +	/* Configure DSI_Control register */
> +	val = (6 << 29) | (0x3 << 24); /* CLEAR, DSI_Control */
> +	val |= BIT(7) | BIT(5) | 0x3 << 1 | BIT(0);
> +	tc358768_write(priv, TC358768_DSI_CONFW, val);
> +
> +	val = (5 << 29) | (0x3 << 24); /* SET, DSI_Control */
> +	if (!(dsi_dev->mode_flags & MIPI_DSI_MODE_LPM))
> +		val |= BIT(7);
> +	if (!(dsi_dev->mode_flags & MIPI_DSI_CLOCK_NON_CONTINUOUS))
> +		val |= BIT(5);
> +	val |= (dsi_dev->lanes - 1) << 1;
> +	if (dsi_dev->mode_flags & MIPI_DSI_MODE_EOT_PACKET)
> +		val |= BIT(0);
> +	tc358768_write(priv, TC358768_DSI_CONFW, val);
> +
> +	val = (6 << 29) | (0x3 << 24); /* CLEAR, DSI_Control */
> +	val |= 0x8000; /* DSI mode */
> +	tc358768_write(priv, TC358768_DSI_CONFW, val);
> +
> +	/* clear FrmStop and RstPtr */
> +	tc358768_update_bits(priv, TC358768_PP_MISC, 0x3 << 14, 0);
> +
> +	/* set PP_en */
> +	tc358768_update_bits(priv, TC358768_CONFCTL, BIT(6), BIT(6));
> +}
> +
> +static const struct drm_bridge_funcs tc358768_bridge_funcs = {
> +	.attach = tc358768_bridge_attach,
> +	.mode_valid = tc358768_bridge_mode_valid,
> +	.disable = tc358768_bridge_disable,
> +	.enable = tc358768_bridge_enable,
> +};
> +
> +static const struct drm_bridge_timings default_tc358768_timings = {
> +	.input_bus_flags = DRM_BUS_FLAG_PIXDATA_SAMPLE_POSEDGE
> +		 | DRM_BUS_FLAG_SYNC_SAMPLE_NEGEDGE
> +		 | DRM_BUS_FLAG_DE_HIGH,
> +};
> +
> +static bool tc358768_is_reserved_reg(unsigned int reg)
> +{
> +	switch (reg) {
> +	case 0x114 ... 0x13f:
> +	case 0x200:
> +	case 0x20c:
> +	case 0x400 ... 0x408:
> +	case 0x41c ... 0x42f:
> +		return true;
> +	default:
> +		return false;
> +	}
> +}
> +
> +static bool tc358768_writeable_reg(struct device *dev, unsigned int reg)
> +{
> +	if (tc358768_is_reserved_reg(reg))
> +		return false;
> +
> +	switch (reg) {
> +	case TC358768_CHIPID:
> +	case TC358768_FIFOSTATUS:
> +	case TC358768_DSITXSTATUS ... (TC358768_DSITXSTATUS + 2):
> +	case TC358768_DSI_CONTROL ... (TC358768_DSI_INT_ENA + 2):
> +	case TC358768_DSICMD_RDFIFO ... (TC358768_DSI_ERR_HALT + 2):
> +		return false;
> +	default:
> +		return true;
> +	}
> +}
> +
> +static bool tc358768_readable_reg(struct device *dev, unsigned int reg)
> +{
> +	if (tc358768_is_reserved_reg(reg))
> +		return false;
> +
> +	switch (reg) {
> +	case TC358768_STARTCNTRL:
> +	case TC358768_DSI_CONFW ... (TC358768_DSI_CONFW + 2):
> +	case TC358768_DSI_INT_CLR ... (TC358768_DSI_INT_CLR + 2):
> +	case TC358768_DSI_START ... (TC358768_DSI_START + 2):
> +	case TC358768_DBG_DATA:
> +		return false;
> +	default:
> +		return true;
> +	}
> +}
> +
> +static bool tc358768_volatile_reg(struct device *dev, unsigned int reg)
> +{
> +	switch (reg) {
> +	case TC358768_FIFOSTATUS:
> +	case TC358768_STARTCNTRL ... (TC358768_DSITXSTATUS + 2):
> +	case TC358768_DSI_CONTROL ... (TC358768_DSI_INT_ENA + 2):
> +	case TC358768_DSICMD_RDFIFO ... (TC358768_DSI_ERR_HALT + 2):
> +	case TC358768_DSICMD_TX:
> +		return true;
> +	default:
> +		return false;
> +	}
> +}
> +
> +static const struct regmap_config tc358768_regmap_config = {
> +	.name = "tc358768",
> +	.reg_bits = 16,
> +	.val_bits = 16,
> +	.max_register = TC358768_DSI_HACT,
> +	.cache_type = REGCACHE_RBTREE,
> +	.writeable_reg = tc358768_writeable_reg,
> +	.readable_reg = tc358768_readable_reg,
> +	.volatile_reg = tc358768_volatile_reg,
> +	.reg_format_endian = REGMAP_ENDIAN_BIG,
> +	.val_format_endian = REGMAP_ENDIAN_BIG,
> +};
> +
> +static const struct i2c_device_id tc358768_i2c_ids[] = {
> +	{ "tc358768", 0 },
> +	{ "tc358778", 0 },
> +	{ }
> +};
> +MODULE_DEVICE_TABLE(i2c, tc358768_i2c_ids);
> +
> +static const struct of_device_id tc358768_of_ids[] = {
> +	{ .compatible = "toshiba,tc358768", },
> +	{ .compatible = "toshiba,tc358778", },
> +	{ }
> +};
> +MODULE_DEVICE_TABLE(of, tc358768_of_ids);
> +
> +static int tc358768_get_regulators(struct tc358768_priv *priv)
> +{
> +	int i, ret;
> +
> +	for (i = 0; i < ARRAY_SIZE(priv->supplies); ++i)
> +		priv->supplies[i].supply = tc358768_supplies[i];
> +
> +	ret = devm_regulator_bulk_get(priv->dev, ARRAY_SIZE(priv->supplies),
> +				      priv->supplies);
> +	if (ret < 0)
> +		dev_err(priv->dev, "failed to get regulators: %d\n", ret);
> +
> +	return ret;
> +}
> +
> +static int tc358768_i2c_probe(struct i2c_client *client,
> +			      const struct i2c_device_id *id)
> +{
> +	struct tc358768_priv *priv;
> +	struct device *dev = &client->dev;
> +	struct device_node *np = dev->of_node;
> +	int ret;
> +
> +	if (!np)
> +		return -ENODEV;
> +
> +	priv = devm_kzalloc(dev, sizeof(*priv), GFP_KERNEL);
> +	if (!priv)
> +		return -ENOMEM;
> +
> +	dev_set_drvdata(dev, priv);
> +	priv->dev = dev;
> +
> +	ret = tc358768_get_regulators(priv);
> +	if (ret)
> +		return ret;
> +
> +	priv->refclk = devm_clk_get(dev, "refclk");
> +	if (IS_ERR(priv->refclk))
> +		return PTR_ERR(priv->refclk);
> +
> +	/*
> +	 * RESX is low active, to disable tc358768 initially (keep in reset)
> +	 * the gpio line must be LOW. This is the ASSERTED state of
> +	 * GPIO_ACTIVE_LOW (GPIOD_OUT_HIGH == ASSERTED).
> +	 */
> +	priv->reset_gpio  = devm_gpiod_get_optional(dev, "reset",
> +						    GPIOD_OUT_HIGH);
> +	if (IS_ERR(priv->reset_gpio))
> +		return PTR_ERR(priv->reset_gpio);
> +
> +	priv->regmap = devm_regmap_init_i2c(client, &tc358768_regmap_config);
> +	if (IS_ERR(priv->regmap)) {
> +		dev_err(dev, "Failed to init regmap\n");
> +		return PTR_ERR(priv->regmap);
> +	}
> +
> +	if (priv->reset_gpio)
> +		regcache_cache_only(priv->regmap, true);
> +
> +	priv->dsi_host.dev = dev;
> +	priv->dsi_host.ops = &tc358768_dsi_host_ops;
> +
> +	priv->bridge.funcs = &tc358768_bridge_funcs;
> +	priv->bridge.timings = &default_tc358768_timings;
> +	priv->bridge.of_node = np;
> +
> +	i2c_set_clientdata(client, priv);
> +
> +	ret = mipi_dsi_host_register(&priv->dsi_host);
> +	if (ret)
> +		return ret;
> +
> +	return 0;
> +}
> +
> +static int tc358768_i2c_remove(struct i2c_client *client)
> +{
> +	struct tc358768_priv *priv = i2c_get_clientdata(client);
> +
> +	mipi_dsi_host_unregister(&priv->dsi_host);
> +
> +	return 0;
> +}
> +
> +static struct i2c_driver tc358768_driver = {
> +	.driver = {
> +		.name = "tc358768",
> +		.of_match_table = tc358768_of_ids,
> +	},
> +	.id_table = tc358768_i2c_ids,
> +	.probe = tc358768_i2c_probe,
> +	.remove	= tc358768_i2c_remove,
> +};
> +module_i2c_driver(tc358768_driver);
> +
> +MODULE_AUTHOR("Peter Ujfalusi <peter.ujfalusi@ti.com>");
> +MODULE_DESCRIPTION("TC358768AXBG/TC358778XBG DSI bridge");
> +MODULE_LICENSE("GPL v2");



From mboxrd@z Thu Jan  1 00:00:00 1970
Return-Path: <SRS0=UOZ/=3F=lists.freedesktop.org=dri-devel-bounces@kernel.org>
X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on
	aws-us-west-2-korg-lkml-1.web.codeaurora.org
X-Spam-Level: 
X-Spam-Status: No, score=-8.1 required=3.0 tests=DKIM_INVALID,DKIM_SIGNED,
	HEADER_FROM_DIFFERENT_DOMAINS,INCLUDES_PATCH,MAILING_LIST_MULTI,SIGNED_OFF_BY,
	SPF_HELO_NONE,SPF_PASS,USER_AGENT_SANE_1 autolearn=ham autolearn_force=no
	version=3.4.0
Received: from mail.kernel.org (mail.kernel.org [198.145.29.99])
	by smtp.lore.kernel.org (Postfix) with ESMTP id C0A0CC33CB3
	for <dri-devel@archiver.kernel.org>; Thu, 16 Jan 2020 14:35:33 +0000 (UTC)
Received: from gabe.freedesktop.org (gabe.freedesktop.org [131.252.210.177])
	(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by mail.kernel.org (Postfix) with ESMTPS id 967C42051A
	for <dri-devel@archiver.kernel.org>; Thu, 16 Jan 2020 14:35:33 +0000 (UTC)
Authentication-Results: mail.kernel.org;
	dkim=fail reason="signature verification failed" (1024-bit key) header.d=samsung.com header.i=@samsung.com header.b="i5M9MeCI"
DMARC-Filter: OpenDMARC Filter v1.3.2 mail.kernel.org 967C42051A
Authentication-Results: mail.kernel.org; dmarc=fail (p=none dis=none) header.from=samsung.com
Authentication-Results: mail.kernel.org; spf=none smtp.mailfrom=dri-devel-bounces@lists.freedesktop.org
Received: from gabe.freedesktop.org (localhost [127.0.0.1])
	by gabe.freedesktop.org (Postfix) with ESMTP id E93056E21C;
	Thu, 16 Jan 2020 14:35:32 +0000 (UTC)
Received: from mailout2.w1.samsung.com (mailout2.w1.samsung.com
 [210.118.77.12])
 by gabe.freedesktop.org (Postfix) with ESMTPS id 88BE46E21C
 for <dri-devel@lists.freedesktop.org>; Thu, 16 Jan 2020 14:35:30 +0000 (UTC)
Received: from eucas1p1.samsung.com (unknown [182.198.249.206])
 by mailout2.w1.samsung.com (KnoxPortal) with ESMTP id
 20200116143528euoutp02ecf30a1cbbe2743d6cb8f51fb665cec6~qZLCJKROS2412124121euoutp02C
 for <dri-devel@lists.freedesktop.org>; Thu, 16 Jan 2020 14:35:28 +0000 (GMT)
DKIM-Filter: OpenDKIM Filter v2.11.0 mailout2.w1.samsung.com
 20200116143528euoutp02ecf30a1cbbe2743d6cb8f51fb665cec6~qZLCJKROS2412124121euoutp02C
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=samsung.com;
 s=mail20170921; t=1579185328;
 bh=Qa+oxcTB/SBEgkmOCuxeJoHr23zbgqMI/Fbq6AjwE6s=;
 h=Subject:To:Cc:From:Date:In-Reply-To:References:From;
 b=i5M9MeCIk+KqKjmcNRa8o9fAlv/eiOHT2aUW8BWZkTvzy+PmMwa8oMVL7nImcHBZ4
 msv9Ui46n2s43WH9fDMBWJGodlBSYznkNNaq8nqOAoVy68L+F/PeN5zDvOnqAPGfJs
 g8j8s+o0PqOBOEaORE4F53eqE3WhgyOopN0+ZMT0=
Received: from eusmges1new.samsung.com (unknown [203.254.199.242]) by
 eucas1p1.samsung.com (KnoxPortal) with ESMTP id
 20200116143528eucas1p14da216f47dc33c8575300cec788900a6~qZLBxu2_G2534025340eucas1p1S;
 Thu, 16 Jan 2020 14:35:28 +0000 (GMT)
Received: from eucas1p1.samsung.com ( [182.198.249.206]) by
 eusmges1new.samsung.com (EUCPMTA) with SMTP id 9A.52.61286.0B4702E5; Thu, 16
 Jan 2020 14:35:28 +0000 (GMT)
Received: from eusmtrp1.samsung.com (unknown [182.198.249.138]) by
 eucas1p1.samsung.com (KnoxPortal) with ESMTPA id
 20200116143527eucas1p1a798ca6ba7e2eae0add699847422d02e~qZLBRqOLj0477004770eucas1p1j;
 Thu, 16 Jan 2020 14:35:27 +0000 (GMT)
Received: from eusmgms1.samsung.com (unknown [182.198.249.179]) by
 eusmtrp1.samsung.com (KnoxPortal) with ESMTP id
 20200116143527eusmtrp1d1e9f3e0e14e3b1aab51f06e5376c553~qZLBQ2X3x0111401114eusmtrp1M;
 Thu, 16 Jan 2020 14:35:27 +0000 (GMT)
X-AuditID: cbfec7f2-ef1ff7000001ef66-66-5e2074b0eb50
Received: from eusmtip1.samsung.com ( [203.254.199.221]) by
 eusmgms1.samsung.com (EUCPMTA) with SMTP id 9D.83.08375.FA4702E5; Thu, 16
 Jan 2020 14:35:27 +0000 (GMT)
Received: from [106.120.51.74] (unknown [106.120.51.74]) by
 eusmtip1.samsung.com (KnoxPortal) with ESMTPA id
 20200116143526eusmtip17e95eb591a32fe3cf001563032b50a2b~qZLAhHZCC2327623276eusmtip1Y;
 Thu, 16 Jan 2020 14:35:26 +0000 (GMT)
Subject: Re: [PATCH 2/2] drm/bridge: Add tc358768 driver
To: Peter Ujfalusi <peter.ujfalusi@ti.com>, airlied@linux.ie,
 daniel@ffwll.ch, robh+dt@kernel.org, mark.rutland@arm.com,
 narmstrong@baylibre.com
From: Andrzej Hajda <a.hajda@samsung.com>
Message-ID: <35d664fe-8091-2744-abf2-69828ebf1148@samsung.com>
Date: Thu, 16 Jan 2020 15:35:26 +0100
User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:68.0) Gecko/20100101
 Thunderbird/68.2.2
MIME-Version: 1.0
In-Reply-To: <20191217101506.18910-3-peter.ujfalusi@ti.com>
Content-Language: en-US
X-Brightmail-Tracker: H4sIAAAAAAAAA01Se0hTcRTut/vYdTa7TsNDPhsEKaRJQZe0KAi6EaVpkbqybnlRSadtao9/
 WpYyNWU+IDejWWmZiM/UWpk1bKbSyPcTjJJKU8xnD+jhvEb+953zfeec7xwOhck+ERuoWGUS
 r1JycXJSgjdYfli3VCd5RW5991TKZFvbRMyfhlyMMbZYCaZnYZpker+NY0zbZC/OZOSWiJlu
 0y2SKe3vFDHmHAVjmPlOMGlNLWKmyjhE7pGyFbcrEDs9kCZmmxaLcbZIqyfY2vIMkn2t6xKx
 jYvvCHY0q1XEvsjOx9nWgUYRO1frEWwfIQmM4uNiU3iV3+7TkhhTdxpK7E8XXbRaPiANau5E
 mYiigN4O8/lumUhCyegyBPVzfUgI5hFUDutwIZhD8L5YS2Qiu+WKIpNFLBAPEPy4V7iimkKg
 mS3BbSonmoHhCeMy4UwXINDP65fLMfoVAl1phA2TtDf8qhskbVhK74aJxRHcZgqnN8Hw1cO2
 9Ho6DMZ6PhCCxBHa9GPL/e3oACi0zIiFlp5wrb4IE7ALDI0ZRba5QOdSUDb0ccX2PjD13UEC
 doKJ1kdiAbtBR/4NXMBXYLTsOiYUa5euUf0EE4gAGLH+JG3msCXTVSY/Ib0XLKONK4d0gIEp
 R8GDA+Q13MSEtBS06TJBvRFG39SvNHSB0rcLpA7JDas2M6zaxrBqG8P/ucUIL0cufLI6PppX
 +yv5C75qLl6drIz2PZsQX4uW3q/jd+vsY7TQdcaMaArJ10oLQ7wiZQSXor4Ub0ZAYXJnaVuh
 e6RMGsVdusyrEk6pkuN4tRm5UrjcRbrt7vhJGR3NJfHneD6RV/1jRZTdBg3iTgW/zMIWmVDN
 8f3hCT5Bdb2HeifXcKmkQiaxDx+M6KtpyQ/zI3KPwRHtZ1LxsMb1/qxfwS5rZdR5N/eUo6lf
 7KefS5xKFXmf7rZvXtfsH1piFzh0vAXLGVF6az1VtR93Ksa/eoSX63V0kyrdXC8P0Txrzznw
 ZMdMUOLBruETclwdw/n7YCo19xeEer9TegMAAA==
X-Brightmail-Tracker: H4sIAAAAAAAAA+NgFvrDIsWRmVeSWpSXmKPExsVy+t/xu7rrSxTiDPae1bLoPXeSyeL/tonM
 FvOPnGO1uPL1PZvF1e8vmS1OvrnKYtE5cQm7xeVdc9gsll6/yGRxqC/aYtbHH6wWrXuPsFus
 n3+LzYHXY828NYwe72+0snvs/baAxWN2x0xWj02rOtk8Tky4xOSx/dsDVo/73ceZPA70Tmbx
 OH5jO5PH501yAdxRejZF+aUlqQoZ+cUltkrRhhZGeoaWFnpGJpZ6hsbmsVZGpkr6djYpqTmZ
 ZalF+nYJehm7LrcyFlxvY6o4d+wxYwPj/ouMXYycHBICJhKzdx1j72Lk4hASWMoocersK2aI
 hLjE7vlvoWxhiT/Xutggil4zStx71wzWLSxgIXH71XwWkISIwBRGiR2zP4JVMQscZZSY8noa
 E0TLfkaJY5v7WEBa2AQ0Jf5uvskGYvMK2Em8+nYHKM7BwSKgKnG70Q8kLCoQIfH2901WiBJB
 iZMzn4C1cgpYS8w49pEdxGYWUJf4M+8SM4QtL9G8dTaULS5x68l8pgmMQrOQtM9C0jILScss
 JC0LGFlWMYqklhbnpucWG+oVJ+YWl+al6yXn525iBMb8tmM/N+9gvLQx+BCjAAejEg/vjCCF
 OCHWxLLiytxDjBIczEoivCdnyMYJ8aYkVlalFuXHF5XmpBYfYjQF+m0is5Rocj4wHeWVxBua
 GppbWBqaG5sbm1koifN2CByMERJITyxJzU5NLUgtgulj4uCUamAse8YZZjDP/y6HTAyj3Mml
 QsefP/nbXP6L+ZSuEmPnj6UJZnMCJzTWBPUGHj2922XXBuEHf1446/CrHJ7EZRAQXnSTkftZ
 fnCt48aLC0u+SXpv5tq9K7v6qvAy7Z3x0m9mST9pmsy4cAdr1YY2dnedJU/VHJv43jxKU2sU
 SSieEJLctKHelUWJpTgj0VCLuag4EQAB3+yDDwMAAA==
X-CMS-MailID: 20200116143527eucas1p1a798ca6ba7e2eae0add699847422d02e
X-Msg-Generator: CA
X-RootMTR: 20191217101520epcas1p4a2bdee0cab0c11670b74fbe9e9397835
X-EPHeader: CA
CMS-TYPE: 201P
X-CMS-RootMailID: 20191217101520epcas1p4a2bdee0cab0c11670b74fbe9e9397835
References: <20191217101506.18910-1-peter.ujfalusi@ti.com>
 <CGME20191217101520epcas1p4a2bdee0cab0c11670b74fbe9e9397835@epcas1p4.samsung.com>
 <20191217101506.18910-3-peter.ujfalusi@ti.com>
X-BeenThere: dri-devel@lists.freedesktop.org
X-Mailman-Version: 2.1.29
Precedence: list
List-Id: Direct Rendering Infrastructure - Development
 <dri-devel.lists.freedesktop.org>
List-Unsubscribe: <https://lists.freedesktop.org/mailman/options/dri-devel>,
 <mailto:dri-devel-request@lists.freedesktop.org?subject=unsubscribe>
List-Archive: <https://lists.freedesktop.org/archives/dri-devel>
List-Post: <mailto:dri-devel@lists.freedesktop.org>
List-Help: <mailto:dri-devel-request@lists.freedesktop.org?subject=help>
List-Subscribe: <https://lists.freedesktop.org/mailman/listinfo/dri-devel>,
 <mailto:dri-devel-request@lists.freedesktop.org?subject=subscribe>
Cc: devicetree@vger.kernel.org, jernej.skrabec@siol.net, jonas@kwiboo.se,
 linux-kernel@vger.kernel.org, dri-devel@lists.freedesktop.org,
 tomi.valkeinen@ti.com, Laurent.pinchart@ideasonboard.com
Content-Type: text/plain; charset="utf-8"
Content-Transfer-Encoding: base64
Errors-To: dri-devel-bounces@lists.freedesktop.org
Sender: "dri-devel" <dri-devel-bounces@lists.freedesktop.org>

T24gMTcuMTIuMjAxOSAxMToxNSwgUGV0ZXIgVWpmYWx1c2kgd3JvdGU6Cj4gQWRkIGJhc2ljIHN1
cHBvcnQgZm9yIHRoZSBUb3NoaWJhIFRDMzU4NzY4IFJHQiB0byBEU0kgYnJpZGdlLgo+IE5vdCBh
bGwgdGhlIGZlYXR1cmVzIG9mIHRoZSBUQzM1ODc2OCBpcyBpbXBsZW1lbnRlZCBieSB0aGUgaW5p
dGlhbCBkcml2ZXI6Cj4gTUlQSV9EU0lfTU9ERV9WSURFTyBhbmQgTUlQSV9EU0lfRk1UX1JHQjg4
OCBpcyBvbmx5IHN1cHBvcnRlZCBhbmQgdGVzdGVkLgo+Cj4gT25seSB3cml0ZSBpcyBpbXBsZW1l
bnRlZCBmb3IgbWlwaV9kc2lfaG9zdF9vcHMudHJhbnNmZXIuCj4KPiBTaWduZWQtb2ZmLWJ5OiBQ
ZXRlciBVamZhbHVzaSA8cGV0ZXIudWpmYWx1c2lAdGkuY29tPgo+IC0tLQo+ICBkcml2ZXJzL2dw
dS9kcm0vYnJpZGdlL0tjb25maWcgICAgfCAgMTAgKwo+ICBkcml2ZXJzL2dwdS9kcm0vYnJpZGdl
L01ha2VmaWxlICAgfCAgIDEgKwo+ICBkcml2ZXJzL2dwdS9kcm0vYnJpZGdlL3RjMzU4NzY4LmMg
fCA5NjMgKysrKysrKysrKysrKysrKysrKysrKysrKysrKysrCj4gIDMgZmlsZXMgY2hhbmdlZCwg
OTc0IGluc2VydGlvbnMoKykKPiAgY3JlYXRlIG1vZGUgMTAwNjQ0IGRyaXZlcnMvZ3B1L2RybS9i
cmlkZ2UvdGMzNTg3NjguYwo+Cj4gZGlmZiAtLWdpdCBhL2RyaXZlcnMvZ3B1L2RybS9icmlkZ2Uv
S2NvbmZpZyBiL2RyaXZlcnMvZ3B1L2RybS9icmlkZ2UvS2NvbmZpZwo+IGluZGV4IGNjYzY5OGM0
NGY1OC4uZmQ2NTY2NjcwMmUxIDEwMDY0NAo+IC0tLSBhL2RyaXZlcnMvZ3B1L2RybS9icmlkZ2Uv
S2NvbmZpZwo+ICsrKyBiL2RyaXZlcnMvZ3B1L2RybS9icmlkZ2UvS2NvbmZpZwo+IEBAIC0xMjIs
NiArMTIyLDE2IEBAIGNvbmZpZyBEUk1fVE9TSElCQV9UQzM1ODc2Nwo+ICAJLS0taGVscC0tLQo+
ICAJICBUb3NoaWJhIFRDMzU4NzY3IGVEUCBicmlkZ2UgY2hpcCBkcml2ZXIuCj4gIAo+ICtjb25m
aWcgRFJNX1RPU0hJQkFfVEMzNTg3NjgKPiArCXRyaXN0YXRlICJUb3NoaWJhIFRDMzU4NzY4IE1J
UEkgRFNJIGJyaWRnZSIKPiArCWRlcGVuZHMgb24gT0YKPiArCXNlbGVjdCBEUk1fS01TX0hFTFBF
Ugo+ICsJc2VsZWN0IFJFR01BUF9JMkMKPiArCXNlbGVjdCBEUk1fUEFORUwKPiArCXNlbGVjdCBE
Uk1fTUlQSV9EU0kKPiArCWhlbHAKPiArCSAgVG9zaGliYSBUQzM1ODc2OEFYQkcvVEMzNTg3NzhY
QkcgRFNJIGJyaWRnZSBjaGlwIGRyaXZlci4KPiArCj4gIGNvbmZpZyBEUk1fVElfVEZQNDEwCj4g
IAl0cmlzdGF0ZSAiVEkgVEZQNDEwIERWSS9IRE1JIGJyaWRnZSIKPiAgCWRlcGVuZHMgb24gT0YK
PiBkaWZmIC0tZ2l0IGEvZHJpdmVycy9ncHUvZHJtL2JyaWRnZS9NYWtlZmlsZSBiL2RyaXZlcnMv
Z3B1L2RybS9icmlkZ2UvTWFrZWZpbGUKPiBpbmRleCBhNmM3ZGQ3NzI3ZWEuLjIwNDY5NmUzMDU3
MiAxMDA2NDQKPiAtLS0gYS9kcml2ZXJzL2dwdS9kcm0vYnJpZGdlL01ha2VmaWxlCj4gKysrIGIv
ZHJpdmVycy9ncHUvZHJtL2JyaWRnZS9NYWtlZmlsZQo+IEBAIC0xMSw2ICsxMSw3IEBAIG9iai0k
KENPTkZJR19EUk1fU0lJOTIzNCkgKz0gc2lpOTIzNC5vCj4gIG9iai0kKENPTkZJR19EUk1fVEhJ
TkVfVEhDNjNMVkQxMDI0KSArPSB0aGM2M2x2ZDEwMjQubwo+ICBvYmotJChDT05GSUdfRFJNX1RP
U0hJQkFfVEMzNTg3NjQpICs9IHRjMzU4NzY0Lm8KPiAgb2JqLSQoQ09ORklHX0RSTV9UT1NISUJB
X1RDMzU4NzY3KSArPSB0YzM1ODc2Ny5vCj4gK29iai0kKENPTkZJR19EUk1fVE9TSElCQV9UQzM1
ODc2OCkgKz0gdGMzNTg3Njgubwo+ICBvYmotJChDT05GSUdfRFJNX0kyQ19BRFY3NTExKSArPSBh
ZHY3NTExLwo+ICBvYmotJChDT05GSUdfRFJNX1RJX1NONjVEU0k4NikgKz0gdGktc242NWRzaTg2
Lm8KPiAgb2JqLSQoQ09ORklHX0RSTV9USV9URlA0MTApICs9IHRpLXRmcDQxMC5vCj4gZGlmZiAt
LWdpdCBhL2RyaXZlcnMvZ3B1L2RybS9icmlkZ2UvdGMzNTg3NjguYyBiL2RyaXZlcnMvZ3B1L2Ry
bS9icmlkZ2UvdGMzNTg3NjguYwo+IG5ldyBmaWxlIG1vZGUgMTAwNjQ0Cj4gaW5kZXggMDAwMDAw
MDAwMDAwLi42MzU3MTE5MWIxYzQKPiAtLS0gL2Rldi9udWxsCj4gKysrIGIvZHJpdmVycy9ncHUv
ZHJtL2JyaWRnZS90YzM1ODc2OC5jCj4gQEAgLTAsMCArMSw5NjMgQEAKPiArLy8gU1BEWC1MaWNl
bnNlLUlkZW50aWZpZXI6IEdQTC0yLjAKPiArLyoKPiArICogIENvcHlyaWdodCAoQykgMjAxOCBU
ZXhhcyBJbnN0cnVtZW50cyBJbmNvcnBvcmF0ZWQgLSBodHRwOi8vd3d3LnRpLmNvbQoKCkp1c3Qg
RllJLCB3ZSBoYXZlIDIwMjAgYWxyZWFkeSwgbWF5YmUgdXBkYXRlIG5lZWRlZC4KCgo+ICsgKiAg
QXV0aG9yOiBQZXRlciBVamZhbHVzaSA8cGV0ZXIudWpmYWx1c2lAdGkuY29tPgo+ICsgKi8KPiAr
Cj4gKyNpbmNsdWRlIDxsaW51eC9jbGsuaD4KPiArI2luY2x1ZGUgPGxpbnV4L2RldmljZS5oPgo+
ICsjaW5jbHVkZSA8bGludXgvZ3Bpby9jb25zdW1lci5oPgo+ICsjaW5jbHVkZSA8bGludXgvaTJj
Lmg+Cj4gKyNpbmNsdWRlIDxsaW51eC9rZXJuZWwuaD4KPiArI2luY2x1ZGUgPGxpbnV4L21vZHVs
ZS5oPgo+ICsjaW5jbHVkZSA8bGludXgvcmVnbWFwLmg+Cj4gKyNpbmNsdWRlIDxsaW51eC9zbGFi
Lmg+Cj4gKyNpbmNsdWRlIDxsaW51eC9yZWd1bGF0b3IvY29uc3VtZXIuaD4KCgphbHBoYWJldGlj
IG9yZGVyCgoKPiArCj4gKyNpbmNsdWRlIDxkcm0vZHJtX2F0b21pY19oZWxwZXIuaD4KPiArI2lu
Y2x1ZGUgPGRybS9kcm1fY3J0Y19oZWxwZXIuaD4KPiArI2luY2x1ZGUgPGRybS9kcm1fZHJ2Lmg+
Cj4gKyNpbmNsdWRlIDxkcm0vZHJtX29mLmg+Cj4gKyNpbmNsdWRlIDxkcm0vZHJtX3BhbmVsLmg+
Cj4gKyNpbmNsdWRlIDxkcm0vZHJtX21pcGlfZHNpLmg+Cj4gKyNpbmNsdWRlIDx2aWRlby9taXBp
X2Rpc3BsYXkuaD4KPiArI2luY2x1ZGUgPHZpZGVvL3ZpZGVvbW9kZS5oPgo+ICsKPiArLyogR2xv
YmFsICgxNi1iaXQgYWRkcmVzc2FibGUpICovCj4gKyNkZWZpbmUgVEMzNTg3NjhfQ0hJUElECQkJ
MHgwMDAwCj4gKyNkZWZpbmUgVEMzNTg3NjhfU1lTQ1RMCQkJMHgwMDAyCj4gKyNkZWZpbmUgVEMz
NTg3NjhfQ09ORkNUTAkJMHgwMDA0Cj4gKyNkZWZpbmUgVEMzNTg3NjhfVlNETFkJCQkweDAwMDYK
PiArI2RlZmluZSBUQzM1ODc2OF9EQVRBRk1UCQkweDAwMDgKPiArI2RlZmluZSBUQzM1ODc2OF9H
UElPRU4JCQkweDAwMEUKPiArI2RlZmluZSBUQzM1ODc2OF9HUElPRElSCQkweDAwMTAKPiArI2Rl
ZmluZSBUQzM1ODc2OF9HUElPSU4JCQkweDAwMTIKPiArI2RlZmluZSBUQzM1ODc2OF9HUElPT1VU
CQkweDAwMTQKPiArI2RlZmluZSBUQzM1ODc2OF9QTExDVEwwCQkweDAwMTYKPiArI2RlZmluZSBU
QzM1ODc2OF9QTExDVEwxCQkweDAwMTgKPiArI2RlZmluZSBUQzM1ODc2OF9DTURCWVRFCQkweDAw
MjIKPiArI2RlZmluZSBUQzM1ODc2OF9QUF9NSVNDCQkweDAwMzIKPiArI2RlZmluZSBUQzM1ODc2
OF9EU0lUWF9EVAkJMHgwMDUwCj4gKyNkZWZpbmUgVEMzNTg3NjhfRklGT1NUQVRVUwkJMHgwMEY4
Cj4gKwo+ICsvKiBEZWJ1ZyAoMTYtYml0IGFkZHJlc3NhYmxlKSAqLwo+ICsjZGVmaW5lIFRDMzU4
NzY4X1ZCVUZDVFJMCQkweDAwRTAKPiArI2RlZmluZSBUQzM1ODc2OF9EQkdfV0lEVEgJCTB4MDBF
Mgo+ICsjZGVmaW5lIFRDMzU4NzY4X0RCR19WQkxBTksJCTB4MDBFNAo+ICsjZGVmaW5lIFRDMzU4
NzY4X0RCR19EQVRBCQkweDAwRTgKPiArCj4gKy8qIFRYIFBIWSAoMzItYml0IGFkZHJlc3NhYmxl
KSAqLwo+ICsjZGVmaW5lIFRDMzU4NzY4X0NMV19EUEhZQ09OVFRYCQkweDAxMDAKPiArI2RlZmlu
ZSBUQzM1ODc2OF9EMFdfRFBIWUNPTlRUWAkJMHgwMTA0Cj4gKyNkZWZpbmUgVEMzNTg3NjhfRDFX
X0RQSFlDT05UVFgJCTB4MDEwOAo+ICsjZGVmaW5lIFRDMzU4NzY4X0QyV19EUEhZQ09OVFRYCQkw
eDAxMEMKPiArI2RlZmluZSBUQzM1ODc2OF9EM1dfRFBIWUNPTlRUWAkJMHgwMTEwCj4gKyNkZWZp
bmUgVEMzNTg3NjhfQ0xXX0NOVFJMCQkweDAxNDAKPiArI2RlZmluZSBUQzM1ODc2OF9EMFdfQ05U
UkwJCTB4MDE0NAo+ICsjZGVmaW5lIFRDMzU4NzY4X0QxV19DTlRSTAkJMHgwMTQ4Cj4gKyNkZWZp
bmUgVEMzNTg3NjhfRDJXX0NOVFJMCQkweDAxNEMKPiArI2RlZmluZSBUQzM1ODc2OF9EM1dfQ05U
UkwJCTB4MDE1MAo+ICsKPiArLyogVFggUFBJICgzMi1iaXQgYWRkcmVzc2FibGUpICovCj4gKyNk
ZWZpbmUgVEMzNTg3NjhfU1RBUlRDTlRSTAkJMHgwMjA0Cj4gKyNkZWZpbmUgVEMzNTg3NjhfRFNJ
VFhTVEFUVVMJCTB4MDIwOAo+ICsjZGVmaW5lIFRDMzU4NzY4X0xJTkVJTklUQ05UCQkweDAyMTAK
PiArI2RlZmluZSBUQzM1ODc2OF9MUFRYVElNRUNOVAkJMHgwMjE0Cj4gKyNkZWZpbmUgVEMzNTg3
NjhfVENMS19IRUFERVJDTlQJCTB4MDIxOAo+ICsjZGVmaW5lIFRDMzU4NzY4X1RDTEtfVFJBSUxD
TlQJCTB4MDIxQwo+ICsjZGVmaW5lIFRDMzU4NzY4X1RIU19IRUFERVJDTlQJCTB4MDIyMAo+ICsj
ZGVmaW5lIFRDMzU4NzY4X1RXQUtFVVAJCTB4MDIyNAo+ICsjZGVmaW5lIFRDMzU4NzY4X1RDTEtf
UE9TVENOVAkJMHgwMjI4Cj4gKyNkZWZpbmUgVEMzNTg3NjhfVEhTX1RSQUlMQ05UCQkweDAyMkMK
PiArI2RlZmluZSBUQzM1ODc2OF9IU1RYVlJFR0NOVAkJMHgwMjMwCj4gKyNkZWZpbmUgVEMzNTg3
NjhfSFNUWFZSRUdFTgkJMHgwMjM0Cj4gKyNkZWZpbmUgVEMzNTg3NjhfVFhPUFRJT05DTlRSTAkJ
MHgwMjM4Cj4gKyNkZWZpbmUgVEMzNTg3NjhfQlRBQ05UUkwxCQkweDAyM0MKPiArCj4gKy8qIFRY
IENUUkwgKDMyLWJpdCBhZGRyZXNzYWJsZSkgKi8KPiArI2RlZmluZSBUQzM1ODc2OF9EU0lfQ09O
VFJPTAkJMHgwNDBDCj4gKyNkZWZpbmUgVEMzNTg3NjhfRFNJX1NUQVRVUwkJMHgwNDEwCj4gKyNk
ZWZpbmUgVEMzNTg3NjhfRFNJX0lOVAkJMHgwNDE0Cj4gKyNkZWZpbmUgVEMzNTg3NjhfRFNJX0lO
VF9FTkEJCTB4MDQxOAo+ICsjZGVmaW5lIFRDMzU4NzY4X0RTSUNNRF9SREZJRk8JCTB4MDQzMAo+
ICsjZGVmaW5lIFRDMzU4NzY4X0RTSV9BQ0tFUlIJCTB4MDQzNAo+ICsjZGVmaW5lIFRDMzU4NzY4
X0RTSV9BQ0tFUlJfSU5URU5BCTB4MDQzOAo+ICsjZGVmaW5lIFRDMzU4NzY4X0RTSV9BQ0tFUlJf
SEFMVAkweDA0M2MKPiArI2RlZmluZSBUQzM1ODc2OF9EU0lfUlhFUlIJCTB4MDQ0MAo+ICsjZGVm
aW5lIFRDMzU4NzY4X0RTSV9SWEVSUl9JTlRFTkEJMHgwNDQ0Cj4gKyNkZWZpbmUgVEMzNTg3Njhf
RFNJX1JYRVJSX0hBTFQJCTB4MDQ0OAo+ICsjZGVmaW5lIFRDMzU4NzY4X0RTSV9FUlIJCTB4MDQ0
Qwo+ICsjZGVmaW5lIFRDMzU4NzY4X0RTSV9FUlJfSU5URU5BCQkweDA0NTAKPiArI2RlZmluZSBU
QzM1ODc2OF9EU0lfRVJSX0hBTFQJCTB4MDQ1NAo+ICsjZGVmaW5lIFRDMzU4NzY4X0RTSV9DT05G
VwkJMHgwNTAwCj4gKyNkZWZpbmUgVEMzNTg3NjhfRFNJX0xQQ01ECQkweDA1MDAKPiArI2RlZmlu
ZSBUQzM1ODc2OF9EU0lfUkVTRVQJCTB4MDUwNAo+ICsjZGVmaW5lIFRDMzU4NzY4X0RTSV9JTlRf
Q0xSCQkweDA1MEMKPiArI2RlZmluZSBUQzM1ODc2OF9EU0lfU1RBUlQJCTB4MDUxOAo+ICsKPiAr
LyogRFNJVFggQ1RSTCAoMTYtYml0IGFkZHJlc3NhYmxlKSAqLwo+ICsjZGVmaW5lIFRDMzU4NzY4
X0RTSUNNRF9UWAkJMHgwNjAwCj4gKyNkZWZpbmUgVEMzNTg3NjhfRFNJQ01EX1RZUEUJCTB4MDYw
Mgo+ICsjZGVmaW5lIFRDMzU4NzY4X0RTSUNNRF9XQwkJMHgwNjA0Cj4gKyNkZWZpbmUgVEMzNTg3
NjhfRFNJQ01EX1dEMAkJMHgwNjEwCj4gKyNkZWZpbmUgVEMzNTg3NjhfRFNJQ01EX1dEMQkJMHgw
NjEyCj4gKyNkZWZpbmUgVEMzNTg3NjhfRFNJQ01EX1dEMgkJMHgwNjE0Cj4gKyNkZWZpbmUgVEMz
NTg3NjhfRFNJQ01EX1dEMwkJMHgwNjE2Cj4gKyNkZWZpbmUgVEMzNTg3NjhfRFNJX0VWRU5UCQkw
eDA2MjAKPiArI2RlZmluZSBUQzM1ODc2OF9EU0lfVlNXCQkweDA2MjIKPiArI2RlZmluZSBUQzM1
ODc2OF9EU0lfVkJQUgkJMHgwNjI0Cj4gKyNkZWZpbmUgVEMzNTg3NjhfRFNJX1ZBQ1QJCTB4MDYy
Ngo+ICsjZGVmaW5lIFRDMzU4NzY4X0RTSV9IU1cJCTB4MDYyOAo+ICsjZGVmaW5lIFRDMzU4NzY4
X0RTSV9IQlBSCQkweDA2MkEKPiArI2RlZmluZSBUQzM1ODc2OF9EU0lfSEFDVAkJMHgwNjJDCj4g
Kwo+ICtzdGF0aWMgY29uc3QgY2hhciAqIGNvbnN0IHRjMzU4NzY4X3N1cHBsaWVzW10gPSB7Cj4g
KwkidmRkYyIsICJ2ZGRtaXBpIiwgInZkZGlvIgo+ICt9Owo+ICsKPiArc3RydWN0IHRjMzU4NzY4
X2RzaV9vdXRwdXQgewo+ICsJc3RydWN0IG1pcGlfZHNpX2RldmljZSAqZGV2Owo+ICsJc3RydWN0
IGRybV9wYW5lbCAqcGFuZWw7Cj4gKwlzdHJ1Y3QgZHJtX2JyaWRnZSAqYnJpZGdlOwo+ICt9Owo+
ICsKPiArc3RydWN0IHRjMzU4NzY4X3ByaXYgewo+ICsJc3RydWN0IGRldmljZSAqZGV2Owo+ICsJ
c3RydWN0IHJlZ21hcCAqcmVnbWFwOwo+ICsJc3RydWN0IGdwaW9fZGVzYyAqcmVzZXRfZ3BpbzsK
PiArCXN0cnVjdCByZWd1bGF0b3JfYnVsa19kYXRhIHN1cHBsaWVzW0FSUkFZX1NJWkUodGMzNTg3
Njhfc3VwcGxpZXMpXTsKPiArCXN0cnVjdCBjbGsgKnJlZmNsazsKPiArCj4gKwlzdHJ1Y3QgbWlw
aV9kc2lfaG9zdCBkc2lfaG9zdDsKPiArCXN0cnVjdCBkcm1fYnJpZGdlIGJyaWRnZTsKPiArCXN0
cnVjdCB0YzM1ODc2OF9kc2lfb3V0cHV0IG91dHB1dDsKCgpTaW5jZSB0YzM1ODc2OF9kc2lfb3V0
cHV0IGlzIHVzZWQgb25seSBoZXJlLCB5b3UgY2FuIGRlZmluZSBpdCBoZXJlIGFzCndlbGwsIHVw
IHRvIHlvdS4KCgo+ICsKPiArCWNvbnN0IHN0cnVjdCBkcm1fZGlzcGxheV9tb2RlICptb2RlOwo+
ICsJdTMyIHBkX2xpbmVzOyAvKiBudW1iZXIgb2YgUGFyYWxsZWwgUG9ydCBJbnB1dCBEYXRhIExp
bmVzICovCj4gKwl1MzIgZHNpX2xhbmVzOyAvKiBudW1iZXIgb2YgRFNJIExhbmVzICovCj4gKwo+
ICsJdTMyIGZiZDsKPiArCXUzMiBwcmQ7Cj4gKwl1MzIgZnJzOwoKCkxvb2tzIHVnbHksIHBsZWFz
ZSByZW5hbWUgdGhlc2UgMyB2YXJzIHRvIHN0aCBtb3JlIHJlYWRhYmxlLCBvciBhdCBsZWFzdApk
b2N1bWVudCB0aGVtIChpZiB0aGUgbmFtZXMgY29tZXMgZnJvbSB0aGUgc3BlY2lmaWNhdGlvbiku
CgoKPiArCj4gKwl1MzIgZHNpY2xrOyAvKiBwbGxfY2xrIC8gMiAqLwo+ICt9Owo+ICsKPiArc3Rh
dGljIGlubGluZSBzdHJ1Y3QgdGMzNTg3NjhfcHJpdiAqZHNpX2hvc3RfdG9fdGMzNTg3Njgoc3Ry
dWN0IG1pcGlfZHNpX2hvc3QKPiArCQkJCQkJCSAqaG9zdCkKPiArewo+ICsJcmV0dXJuIGNvbnRh
aW5lcl9vZihob3N0LCBzdHJ1Y3QgdGMzNTg3NjhfcHJpdiwgZHNpX2hvc3QpOwo+ICt9Cj4gKwo+
ICtzdGF0aWMgaW5saW5lIHN0cnVjdCB0YzM1ODc2OF9wcml2ICpicmlkZ2VfdG9fdGMzNTg3Njgo
c3RydWN0IGRybV9icmlkZ2UKPiArCQkJCQkJICAgICAgICpicmlkZ2UpCj4gK3sKPiArCXJldHVy
biBjb250YWluZXJfb2YoYnJpZGdlLCBzdHJ1Y3QgdGMzNTg3NjhfcHJpdiwgYnJpZGdlKTsKPiAr
fQo+ICsKPiArc3RhdGljIGludCB0YzM1ODc2OF93cml0ZShzdHJ1Y3QgdGMzNTg3NjhfcHJpdiAq
cHJpdiwgdTMyIHJlZywgdTMyIHZhbCkKPiArewo+ICsJc2l6ZV90IGNvdW50ID0gMjsKPiArCj4g
KwkvKiAxNi1iaXQgcmVnaXN0ZXI/ICovCj4gKwlpZiAocmVnIDwgMHgxMDAgfHwgcmVnID49IDB4
NjAwKQo+ICsJCWNvdW50ID0gMTsKPiArCj4gKwlyZXR1cm4gcmVnbWFwX2J1bGtfd3JpdGUocHJp
di0+cmVnbWFwLCByZWcsICZ2YWwsIGNvdW50KTsKPiArfQo+ICsKPiArc3RhdGljIGludCB0YzM1
ODc2OF9yZWFkKHN0cnVjdCB0YzM1ODc2OF9wcml2ICpwcml2LCB1MzIgcmVnLCB1MzIgKnZhbCkK
PiArewo+ICsJc2l6ZV90IGNvdW50ID0gMjsKPiArCj4gKwkvKiAxNi1iaXQgcmVnaXN0ZXI/ICov
Cj4gKwlpZiAocmVnIDwgMHgxMDAgfHwgcmVnID49IDB4NjAwKSB7Cj4gKwkJKnZhbCA9IDA7Cj4g
KwkJY291bnQgPSAxOwo+ICsJfQo+ICsKPiArCXJldHVybiByZWdtYXBfYnVsa19yZWFkKHByaXYt
PnJlZ21hcCwgcmVnLCB2YWwsIGNvdW50KTsKPiArfQo+ICsKPiArc3RhdGljIGludCB0YzM1ODc2
OF91cGRhdGVfYml0cyhzdHJ1Y3QgdGMzNTg3NjhfcHJpdiAqcHJpdiwgdTMyIHJlZywgdTMyIG1h
c2ssCj4gKwkJCQl1MzIgdmFsKQo+ICt7Cj4gKwlpbnQgcmV0Owo+ICsJdTMyIHRtcCwgb3JpZzsK
PiArCj4gKwlyZXQgPSB0YzM1ODc2OF9yZWFkKHByaXYsIHJlZywgJm9yaWcpOwo+ICsJaWYgKHJl
dCAhPSAwKQo+ICsJCXJldHVybiByZXQ7Cj4gKwo+ICsJdG1wID0gb3JpZyAmIH5tYXNrOwo+ICsJ
dG1wIHw9IHZhbCAmIG1hc2s7Cj4gKwo+ICsJaWYgKHRtcCAhPSBvcmlnKQo+ICsJCXJldCA9IHRj
MzU4NzY4X3dyaXRlKHByaXYsIHJlZywgdG1wKTsKPiArCj4gKwlyZXR1cm4gcmV0Owo+ICt9CgoK
WW91IGhhdmUgZGVmaW5lZCAzIGh3IGFjY2VzcyBmdW5jdGlvbnMgd2hpY2ggY2FuIGZhaWwgYnV0
IHlvdSBkbyBub3QKY2hlY2sgdGhlaXIgcmV0dXJuIHZhbHVlcyBpbiBsYXRlciB1c2FnZS4gRG9l
cyByZWdtYXAvaTJjIGxvZ3Mgc3RoIGluCmNhc2Ugb2YgZXJyb3I/CgpJZiBub3QsIG1heWJlIGVy
cm9yIGxvZ2dpbmcgc2hvdWxkIGJlIGFkZGVkIGF0IGxlYXN0IGluIHRoZXNlIGFjY2Vzc29ycy4K
ClRoZSBiZXN0IHdvdWxkIGJlIHRvIHByb3BhZ2F0ZSBlcnJvcnMgdG8gY2FsbGVycywgZWl0aGVy
IHRyYWRpdGlvbmFsIHdheQooYWRkIGNoZWNrIGFmdGVyIGVhY2ggY2FsbCksIGVpdGhlciB5b3Ug
Y2FuIHVzZSAnZXJyb3Igc3RhdGUnIHBhdHRlcm4sCndoaWNoIEkgcmVjb21tZW5kIChzZWUgZm9y
IGV4YW1wbGUgdG8gJ2N0eC0+ZXJyb3InIHVzYWdlIGluIHNpbC1zaWk4NjIwLmMpLgoKCj4gKwo+
ICtzdGF0aWMgdm9pZCB0YzM1ODc2OF9zd19yZXNldChzdHJ1Y3QgdGMzNTg3NjhfcHJpdiAqcHJp
dikKPiArewo+ICsJLyogQXNzZXJ0IFJlc2V0ICovCj4gKwl0YzM1ODc2OF93cml0ZShwcml2LCBU
QzM1ODc2OF9TWVNDVEwsIDEpOwo+ICsJLyogUmVsZWFzZSBSZXNldCwgRXhpdCBTbGVlcCAqLwo+
ICsJdGMzNTg3Njhfd3JpdGUocHJpdiwgVEMzNTg3NjhfU1lTQ1RMLCAwKTsKPiArfQo+ICsKPiAr
c3RhdGljIHZvaWQgdGMzNTg3NjhfaHdfZW5hYmxlKHN0cnVjdCB0YzM1ODc2OF9wcml2ICpwcml2
LCBib29sIGVuYWJsZSkKPiArewo+ICsJaW50IHJldDsKPiArCj4gKwlpZiAoZW5hYmxlKSB7Cj4g
KwkJcmV0ID0gcmVndWxhdG9yX2J1bGtfZW5hYmxlKEFSUkFZX1NJWkUocHJpdi0+c3VwcGxpZXMp
LAo+ICsJCQkJCSAgICBwcml2LT5zdXBwbGllcyk7Cj4gKwkJaWYgKHJldCA8IDApCj4gKwkJCWRl
dl9lcnIocHJpdi0+ZGV2LCAiZXJyb3IgZW5hYmxpbmcgcmVndWxhdG9ycyAoJWQpXG4iLAo+ICsJ
CQkJcmV0KTsKPiArCQl1c2xlZXBfcmFuZ2UoMjAwLCAzMDApOwo+ICsJfQo+ICsKPiArCS8qCj4g
KwkgKiBUaGUgUkVTWCBpcyBhY3RpdmUgbG93IChHUElPX0FDVElWRV9MT1cpLgo+ICsJICogSW52
ZXJ0IHRoZSAnZW5hYmxlJyB2YWx1ZSB0byBnZXQgY29ycmVjdCBhc3NlcnRpb24gZm9yIHRoZSBn
cGlvOgo+ICsJICogZW5hYmxlID09IHRydWU6IHJlc2V0X2dwaW8gbmVlZHMgdG8gYmUgREVBU1NF
UlRFRCAodmFsdWUgPSAwKQo+ICsJICogZW5hYmxlID09IGZhbHNlOiByZXNldF9ncGlvIG5lZWRz
IHRvIGJlIEFTU0VSVEVEICh2YWx1ZSA9IDEpCj4gKwkgKi8KPiArCWdwaW9kX3NldF92YWx1ZV9j
YW5zbGVlcChwcml2LT5yZXNldF9ncGlvLCAhZW5hYmxlKTsKPiArCj4gKwlyZWdjYWNoZV9jYWNo
ZV9vbmx5KHByaXYtPnJlZ21hcCwgIWVuYWJsZSk7Cj4gKwlpZiAoZW5hYmxlKSB7Cj4gKwkJLyog
d2FpdCBmb3IgZW5jb2RlciBjbG9ja3MgdG8gc3RhYmlsaXplICovCj4gKwkJdXNsZWVwX3Jhbmdl
KDEwMDAsIDIwMDApOwo+ICsKPiArCQlyZWdjYWNoZV9zeW5jKHByaXYtPnJlZ21hcCk7CgoKV2hh
dCBkbyB5b3UgbmVlZCB0byBzeW5jIGhlcmU/CgoKPiArCX0gZWxzZSB7Cj4gKwkJcmV0ID0gcmVn
dWxhdG9yX2J1bGtfZGlzYWJsZShBUlJBWV9TSVpFKHByaXYtPnN1cHBsaWVzKSwKPiArCQkJCQkg
ICAgIHByaXYtPnN1cHBsaWVzKTsKPiArCQlpZiAocmV0IDwgMCkKPiArCQkJZGV2X2Vycihwcml2
LT5kZXYsICJlcnJvciBkaXNhYmxpbmcgcmVndWxhdG9ycyAoJWQpXG4iLAo+ICsJCQkJcmV0KTsK
PiArCX0KPiArfQoKCkFib3ZlIGZ1bmN0aW9uIGxvb2tzIHVnbHkgLSB0aGVzZSAnaWYgKGVuYWJs
ZSknIGFuZCBzaW1pbGFyIGFyZSBoYXJkIHRvCnJlYWQsIG1heWJlIHR3byBzZXBhcmF0ZSBod19l
bmFibGUsIGh3X2Rpc2FibGUgZnVuY3Rpb24gd291bGQgbG9vawpiZXR0ZXIsIG1vcmUgcmVhZGFi
bGUsIHVwIHRvIHlvdS4KCgo+ICsKPiArc3RhdGljIHUzMiB0YzM1ODc2OF9wbGxfdG9fcGNsayhz
dHJ1Y3QgdGMzNTg3NjhfcHJpdiAqcHJpdiwgdTMyIHBsbF9jbGspCj4gK3sKPiArCXJldHVybiAo
dTMyKWRpdl91NjQoKHU2NClwbGxfY2xrICogcHJpdi0+ZHNpX2xhbmVzLCBwcml2LT5wZF9saW5l
cyk7Cj4gK30KPiArCj4gK3N0YXRpYyB1MzIgdGMzNTg3NjhfcGNsa190b19wbGwoc3RydWN0IHRj
MzU4NzY4X3ByaXYgKnByaXYsIHUzMiBwY2xrKQo+ICt7Cj4gKwlyZXR1cm4gKHUzMilkaXZfdTY0
KCh1NjQpcGNsayAqIHByaXYtPnBkX2xpbmVzLCBwcml2LT5kc2lfbGFuZXMpOwo+ICt9Cj4gKwo+
ICtzdGF0aWMgaW50IHRjMzU4NzY4X2NhbGNfcGxsKHN0cnVjdCB0YzM1ODc2OF9wcml2ICpwcml2
KQo+ICt7Cj4gKwljb25zdCB1MzIgZnJzX2xpbWl0c1tdID0gewo+ICsJCTEwMDAwMDAwMDAsCj4g
KwkJNTAwMDAwMDAwLAo+ICsJCTI1MDAwMDAwMCwKPiArCQkxMjUwMDAwMDAsCj4gKwkJNjI1MDAw
MDAKPiArCX07Cj4gKwl1bnNpZ25lZCBsb25nIHJlZmNsazsKPiArCXUzMiBwcmQsIHRhcmdldF9w
bGwsIGksIG1heF9wbGwsIG1pbl9wbGw7Cj4gKwl1MzIgZnJzLCBiZXN0X2RpZmYsIGJlc3RfcGxs
LCBiZXN0X3ByZCwgYmVzdF9mYmQ7Cj4gKwo+ICsJdGFyZ2V0X3BsbCA9IHRjMzU4NzY4X3BjbGtf
dG9fcGxsKHByaXYsIHByaXYtPm1vZGUtPmNsb2NrICogMTAwMCk7Cj4gKwo+ICsJLyogcGxsX2Ns
ayA9IFJlZkNsayAqIFsoRkJEICsgMSkvIChQUkQgKyAxKV0gKiBbMSAvICgyXkZSUyldICovCj4g
KwpJIGd1ZXNzIGJlbG93IGNvZGU6Cj4gKwlmcnMgPSBVSU5UX01BWDsKPiArCj4gKwlmb3IgKGkg
PSAwOyBpIDwgQVJSQVlfU0laRShmcnNfbGltaXRzKSAtIDE7IGkrKykgewo+ICsJCWlmICh0YXJn
ZXRfcGxsIDwgZnJzX2xpbWl0c1tpXSAmJgo+ICsJCSAgICB0YXJnZXRfcGxsID49IGZyc19saW1p
dHNbaSArIDFdKSB7Cj4gKwkJCWZycyA9IGk7Cj4gKwkJCW1heF9wbGwgPSBmcnNfbGltaXRzW2ld
Owo+ICsJCQltaW5fcGxsID0gZnJzX2xpbWl0c1tpICsgMV07Cj4gKwkJCWJyZWFrOwo+ICsJCX0K
PiArCX0KPiArCj4gKwlpZiAoZnJzID09IFVJTlRfTUFYKQo+ICsJCXJldHVybiAtRUlOVkFMOwoK
CmNhbiBiZSBzaW1wbGlmaWVkOgoKZm9yIChpID0gMDsgaSA8IEFSUkFZX1NJWkUoZnJzX2xpbWl0
cyk7IGkrKykKCsKgwqDCoCBpZiAodGFyZ2V0X3BsbCA+PSBmcnNfbGltaXRzW2ldKQoKwqDCoMKg
wqDCoMKgIGJyZWFrOwoKaWYgKGkgPT0gQVJSQVlfU0laRShmcnNfbGltaXRzKSB8fCBpID09IDAp
CgrCoMKgwqAgcmV0dXJuIC1FSU5WQUw7CgpmcnMgPSBpIC0gMTsKCm1heF9wbGwgPSBmcnNfbGlt
aXRzW2ktMV07CgptaW5fcGxsID0gZnJzX2xpbWl0c1tpXTsKCj4gKwo+ICsJcmVmY2xrID0gY2xr
X2dldF9yYXRlKHByaXYtPnJlZmNsayk7Cj4gKwo+ICsJYmVzdF9kaWZmID0gVUlOVF9NQVg7Cj4g
KwliZXN0X3BsbCA9IDA7Cj4gKwliZXN0X3ByZCA9IDA7Cj4gKwliZXN0X2ZiZCA9IDA7Cj4gKwo+
ICsJZm9yIChwcmQgPSAwOyBwcmQgPCAxNjsgKytwcmQpIHsKPiArCQl1MzIgZGl2aXNvciA9IChw
cmQgKyAxKSAqICgxIDw8IGZycyk7Cj4gKwkJdTMyIGZiZDsKPiArCj4gKwkJZm9yIChmYmQgPSAw
OyBmYmQgPCA1MTI7ICsrZmJkKSB7Cj4gKwkJCXUzMiBwbGwsIGRpZmY7Cj4gKwo+ICsJCQlwbGwg
PSAodTMyKWRpdl91NjQoKHU2NClyZWZjbGsgKiAoZmJkICsgMSksIGRpdmlzb3IpOwo+ICsKPiAr
CQkJaWYgKHBsbCA+PSBtYXhfcGxsIHx8IHBsbCA8IG1pbl9wbGwpCj4gKwkJCQljb250aW51ZTsK
PiArCj4gKwkJCWRpZmYgPSBtYXgocGxsLCB0YXJnZXRfcGxsKSAtIG1pbihwbGwsIHRhcmdldF9w
bGwpOwo+ICsKPiArCQkJaWYgKGRpZmYgPCBiZXN0X2RpZmYpIHsKPiArCQkJCWJlc3RfZGlmZiA9
IGRpZmY7Cj4gKwkJCQliZXN0X3BsbCA9IHBsbDsKPiArCQkJCWJlc3RfcHJkID0gcHJkOwo+ICsJ
CQkJYmVzdF9mYmQgPSBmYmQ7Cj4gKwkJCX0KPiArCj4gKwkJCWlmIChiZXN0X2RpZmYgPT0gMCkK
PiArCQkJCWJyZWFrOwo+ICsJCX0KPiArCj4gKwkJaWYgKGJlc3RfZGlmZiA9PSAwKQo+ICsJCQli
cmVhazsKd2h5IGFub3RoZXIgY2hlY2sgaGVyZT8KPiArCX0KPiArCj4gKwlpZiAoYmVzdF9kaWZm
ID09IFVJTlRfTUFYKSB7Cj4gKwkJZGV2X2Vycihwcml2LT5kZXYsICJjb3VsZCBub3QgZmluZCBz
dWl0YWJsZSBQTEwgc2V0dXBcbiIpOwo+ICsJCXJldHVybiAtRUlOVkFMOwo+ICsJfQo+ICsKPiAr
CXByaXYtPmZiZCA9IGJlc3RfZmJkOwo+ICsJcHJpdi0+cHJkID0gYmVzdF9wcmQ7Cj4gKwlwcml2
LT5mcnMgPSBmcnM7Cj4gKwlwcml2LT5kc2ljbGsgPSBiZXN0X3BsbCAvIDI7Cj4gKwo+ICsJcmV0
dXJuIDA7Cj4gK30KPiArCj4gK3N0YXRpYyBpbnQgdGMzNTg3NjhfZHNpX2hvc3RfYXR0YWNoKHN0
cnVjdCBtaXBpX2RzaV9ob3N0ICpob3N0LAo+ICsJCQkJICAgIHN0cnVjdCBtaXBpX2RzaV9kZXZp
Y2UgKmRldikKPiArewo+ICsJc3RydWN0IHRjMzU4NzY4X3ByaXYgKnByaXYgPSBkc2lfaG9zdF90
b190YzM1ODc2OChob3N0KTsKPiArCXN0cnVjdCBkcm1fYnJpZGdlICpicmlkZ2U7Cj4gKwlzdHJ1
Y3QgZHJtX3BhbmVsICpwYW5lbDsKPiArCXN0cnVjdCBkZXZpY2Vfbm9kZSAqZXA7Cj4gKwlpbnQg
cmV0Owo+ICsKPiArCWlmIChkZXYtPmxhbmVzID4gNCkgewo+ICsJCWRldl9lcnIocHJpdi0+ZGV2
LCAidW5zdXBwb3J0ZWQgbnVtYmVyIG9mIGRhdGEgbGFuZXMoJXUpXG4iLAo+ICsJCQlkZXYtPmxh
bmVzKTsKPiArCQlyZXR1cm4gLUVJTlZBTDsKPiArCX0KPiArCj4gKwkvKgo+ICsJICogdGMzNTg3
Njggc3VwcG9ydHMgYm90aCBWaWRlbyBhbmQgUHVsc2UgbW9kZSwgYnV0IHRoZSBkcml2ZXIgb25s
eQo+ICsJICogaW1wbGVtZW50cyBWaWRlbyAoZXZlbnQpIG1vZGUgY3VycmVudGx5Cj4gKwkgKi8K
PiArCWlmICghKGRldi0+bW9kZV9mbGFncyAmIE1JUElfRFNJX01PREVfVklERU8pKSB7Cj4gKwkJ
ZGV2X2Vycihwcml2LT5kZXYsICJPbmx5IE1JUElfRFNJX01PREVfVklERU8gaXMgc3VwcG9ydGVk
XG4iKTsKPiArCQlyZXR1cm4gLUVOT1RTVVBQOwo+ICsJfQo+ICsKPiArCS8qCj4gKwkgKiB0YzM1
ODc2OCBzdXBwb3J0cyBSR0I4ODgsIFJHQjY2NiwgUkdCNjY2X1BBQ0tFRCBhbmQgUkdCNTY1LCBi
dXQgb25seQo+ICsJICogUkdCODg4IGlzIHZlcmlmaWVkLgo+ICsJICovCj4gKwlpZiAoZGV2LT5m
b3JtYXQgIT0gTUlQSV9EU0lfRk1UX1JHQjg4OCkgewo+ICsJCWRldl93YXJuKHByaXYtPmRldiwg
Ik9ubHkgTUlQSV9EU0lfRk1UX1JHQjg4OCB0ZXN0ZWQhXG4iKTsKPiArCQlyZXR1cm4gLUVOT1RT
VVBQOwo+ICsJfQo+ICsKPiArCXJldCA9IGRybV9vZl9maW5kX3BhbmVsX29yX2JyaWRnZShob3N0
LT5kZXYtPm9mX25vZGUsIDEsIDAsICZwYW5lbCwKPiArCQkJCQkgICZicmlkZ2UpOwo+ICsJaWYg
KHJldCkKPiArCQlyZXR1cm4gcmV0Owo+ICsKPiArCWlmIChwYW5lbCkgewo+ICsJCWJyaWRnZSA9
IGRybV9wYW5lbF9icmlkZ2VfYWRkX3R5cGVkKHBhbmVsLAo+ICsJCQkJCQkgICAgRFJNX01PREVf
Q09OTkVDVE9SX0RTSSk7Cj4gKwkJaWYgKElTX0VSUihicmlkZ2UpKQo+ICsJCQlyZXR1cm4gUFRS
X0VSUihicmlkZ2UpOwo+ICsJfQo+ICsKPiArCXByaXYtPm91dHB1dC5kZXYgPSBkZXY7Cj4gKwlw
cml2LT5vdXRwdXQuYnJpZGdlID0gYnJpZGdlOwo+ICsJcHJpdi0+b3V0cHV0LnBhbmVsID0gcGFu
ZWw7Cj4gKwo+ICsJcHJpdi0+ZHNpX2xhbmVzID0gZGV2LT5sYW5lczsKPiArCj4gKwkvKiBnZXQg
aW5wdXQgZXAgKHBvcnQwL2VuZHBvaW50MCkgKi8KPiArCXJldCA9IC1FSU5WQUw7Cj4gKwllcCA9
IG9mX2dyYXBoX2dldF9lbmRwb2ludF9ieV9yZWdzKGhvc3QtPmRldi0+b2Zfbm9kZSwgMCwgMCk7
Cj4gKwlpZiAoZXApIHsKPiArCQlyZXQgPSBvZl9wcm9wZXJ0eV9yZWFkX3UzMihlcCwgImRhdGEt
bGluZXMiLCAmcHJpdi0+cGRfbGluZXMpOwo+ICsKPiArCQlvZl9ub2RlX3B1dChlcCk7Cj4gKwl9
Cj4gKwo+ICsJaWYgKHJldCkKPiArCQlwcml2LT5wZF9saW5lcyA9IG1pcGlfZHNpX3BpeGVsX2Zv
cm1hdF90b19icHAoZGV2LT5mb3JtYXQpOwo+ICsKPiArCWRybV9icmlkZ2VfYWRkKCZwcml2LT5i
cmlkZ2UpOwo+ICsKPiArCXJldHVybiAwOwo+ICt9Cj4gKwo+ICtzdGF0aWMgaW50IHRjMzU4NzY4
X2RzaV9ob3N0X2RldGFjaChzdHJ1Y3QgbWlwaV9kc2lfaG9zdCAqaG9zdCwKPiArCQkJCSAgICBz
dHJ1Y3QgbWlwaV9kc2lfZGV2aWNlICpkZXYpCj4gK3sKPiArCXN0cnVjdCB0YzM1ODc2OF9wcml2
ICpwcml2ID0gZHNpX2hvc3RfdG9fdGMzNTg3NjgoaG9zdCk7Cj4gKwo+ICsJZHJtX2JyaWRnZV9y
ZW1vdmUoJnByaXYtPmJyaWRnZSk7Cj4gKwlpZiAocHJpdi0+b3V0cHV0LnBhbmVsKQo+ICsJCWRy
bV9wYW5lbF9icmlkZ2VfcmVtb3ZlKHByaXYtPm91dHB1dC5icmlkZ2UpOwo+ICsKPiArCXJldHVy
biAwOwo+ICt9Cj4gKwo+ICtzdGF0aWMgc3NpemVfdCB0YzM1ODc2OF9kc2lfaG9zdF90cmFuc2Zl
cihzdHJ1Y3QgbWlwaV9kc2lfaG9zdCAqaG9zdCwKPiArCQkJCQkgIGNvbnN0IHN0cnVjdCBtaXBp
X2RzaV9tc2cgKm1zZykKPiArewo+ICsJc3RydWN0IHRjMzU4NzY4X3ByaXYgKnByaXYgPSBkc2lf
aG9zdF90b190YzM1ODc2OChob3N0KTsKPiArCXN0cnVjdCBtaXBpX2RzaV9wYWNrZXQgcGFja2V0
Owo+ICsJaW50IHJldDsKPiArCj4gKwlpZiAobXNnLT5yeF9sZW4pIHsKPiArCQlkZXZfd2Fybihw
cml2LT5kZXYsICJNSVBJIHJ4IGlzIG5vdCBzdXBwb3J0ZWRcbiIpOwo+ICsJCXJldHVybiAtRU5P
VFNVUFA7Cj4gKwl9Cj4gKwo+ICsJaWYgKG1zZy0+dHhfbGVuID4gOCkgewo+ICsJCWRldl93YXJu
KHByaXYtPmRldiwgIk1heGltdW0gOCBieXRlIE1JUEkgdHggaXMgc3VwcG9ydGVkXG4iKTsKPiAr
CQlyZXR1cm4gLUVOT1RTVVBQOwo+ICsJfQo+ICsKPiArCXJldCA9IG1pcGlfZHNpX2NyZWF0ZV9w
YWNrZXQoJnBhY2tldCwgbXNnKTsKPiArCWlmIChyZXQpCj4gKwkJcmV0dXJuIHJldDsKPiArCj4g
Kwl0YzM1ODc2OF9od19lbmFibGUocHJpdiwgdHJ1ZSk7Cj4gKwo+ICsJaWYgKG1pcGlfZHNpX3Bh
Y2tldF9mb3JtYXRfaXNfc2hvcnQobXNnLT50eXBlKSkgewo+ICsJCXRjMzU4NzY4X3dyaXRlKHBy
aXYsIFRDMzU4NzY4X0RTSUNNRF9UWVBFLAo+ICsJCQkgICAgICAgKDB4MTAgPDwgOCkgfCAocGFj
a2V0LmhlYWRlclswXSAmIDB4M2YpKTsKPiArCQl0YzM1ODc2OF93cml0ZShwcml2LCBUQzM1ODc2
OF9EU0lDTURfV0MsIDApOwo+ICsJCXRjMzU4NzY4X3dyaXRlKHByaXYsIFRDMzU4NzY4X0RTSUNN
RF9XRDAsCj4gKwkJCSAgICAgICAocGFja2V0LmhlYWRlclsyXSA8PCA4KSB8IHBhY2tldC5oZWFk
ZXJbMV0pOwo+ICsJfSBlbHNlIHsKPiArCQlpbnQgaSwgajsKPiArCj4gKwkJdGMzNTg3Njhfd3Jp
dGUocHJpdiwgVEMzNTg3NjhfRFNJQ01EX1RZUEUsCj4gKwkJCSAgICAgICAoMHg0MCA8PCA4KSB8
IChwYWNrZXQuaGVhZGVyWzBdICYgMHgzZikpOwo+ICsJCXRjMzU4NzY4X3dyaXRlKHByaXYsIFRD
MzU4NzY4X0RTSUNNRF9XQywgcGFja2V0LnBheWxvYWRfbGVuZ3RoKTsKPiArCQlmb3IgKGkgPSAw
OyBpIDwgcGFja2V0LnBheWxvYWRfbGVuZ3RoOyBpICs9IDIpIHsKPiArCQkJdTE2IHZhbCA9IDA7
Cj4gKwo+ICsJCQlmb3IgKGogPSAwOyBqIDwgMiAmJiBpICsgaiA8IHBhY2tldC5wYXlsb2FkX2xl
bmd0aDsgaisrKQo+ICsJCQkJdmFsIHw9IHBhY2tldC5wYXlsb2FkW2kgKyBqXSA8PCAoOCAqIGop
Owo+ICsKCgpRdWl0ZSBjbGV2ZXIsIGJ1dCBiYXJlbHkgcmVhZGFibGUsIG1heWJlOgoKdTE2IHZh
bCA9IHBhY2tldC5wYXlsb2FkW2ldOwoKaWYgKGkgKyAxIDwgcGFja2V0LnBheWxvYWRfbGVuZ3Ro
KQoKwqAgdmFsIHw9IHBhY2tldC5wYXlsb2FkW2kgKyAxXSA8PCA4OwoKCj4gKwkJCXRjMzU4NzY4
X3dyaXRlKHByaXYsIFRDMzU4NzY4X0RTSUNNRF9XRDAgKyBpLCB2YWwpOwo+ICsJCX0KPiArCX0K
PiArCj4gKwkvKiBzdGFydCB0cmFuc2ZlciAqLwo+ICsJdGMzNTg3Njhfd3JpdGUocHJpdiwgVEMz
NTg3NjhfRFNJQ01EX1RYLCAxKTsKPiArCj4gKwl0YzM1ODc2OF9od19lbmFibGUocHJpdiwgZmFs
c2UpOwo+ICsKPiArCXJldHVybiAwOwo+ICt9Cj4gKwo+ICtzdGF0aWMgY29uc3Qgc3RydWN0IG1p
cGlfZHNpX2hvc3Rfb3BzIHRjMzU4NzY4X2RzaV9ob3N0X29wcyA9IHsKPiArCS5hdHRhY2ggPSB0
YzM1ODc2OF9kc2lfaG9zdF9hdHRhY2gsCj4gKwkuZGV0YWNoID0gdGMzNTg3NjhfZHNpX2hvc3Rf
ZGV0YWNoLAo+ICsJLnRyYW5zZmVyID0gdGMzNTg3NjhfZHNpX2hvc3RfdHJhbnNmZXIsCj4gK307
Cj4gKwo+ICtzdGF0aWMgaW50IHRjMzU4NzY4X2JyaWRnZV9hdHRhY2goc3RydWN0IGRybV9icmlk
Z2UgKmJyaWRnZSkKPiArewo+ICsJc3RydWN0IHRjMzU4NzY4X3ByaXYgKnByaXYgPSBicmlkZ2Vf
dG9fdGMzNTg3NjgoYnJpZGdlKTsKPiArCj4gKwlpZiAoIWRybV9jb3JlX2NoZWNrX2ZlYXR1cmUo
YnJpZGdlLT5kZXYsIERSSVZFUl9BVE9NSUMpKSB7Cj4gKwkJZGV2X2Vycihwcml2LT5kZXYsICJu
ZWVkcyBhdG9taWMgdXBkYXRlcyBzdXBwb3J0XG4iKTsKPiArCQlyZXR1cm4gLUVOT1RTVVBQOwo+
ICsJfQo+ICsKPiArCXJldHVybiBkcm1fYnJpZGdlX2F0dGFjaChicmlkZ2UtPmVuY29kZXIsIHBy
aXYtPm91dHB1dC5icmlkZ2UsIGJyaWRnZSk7Cj4gK30KPiArCj4gK3N0YXRpYyBlbnVtIGRybV9t
b2RlX3N0YXR1cwo+ICt0YzM1ODc2OF9icmlkZ2VfbW9kZV92YWxpZChzdHJ1Y3QgZHJtX2JyaWRn
ZSAqYnJpZGdlLAo+ICsJCQkgICBjb25zdCBzdHJ1Y3QgZHJtX2Rpc3BsYXlfbW9kZSAqbW9kZSkK
PiArewo+ICsJc3RydWN0IHRjMzU4NzY4X3ByaXYgKnByaXYgPSBicmlkZ2VfdG9fdGMzNTg3Njgo
YnJpZGdlKTsKPiArCj4gKwlwcml2LT5tb2RlID0gbW9kZTsKCgpUaGlzIGlzIGRhbmdlcm91cywg
eW91IHNob3VsZCBhc3N1bWUgbW9kZSBwb2ludGVyIHByb3ZpZGVkIGluIHRoaXMKY2FsbGJhY2sg
aXMgdmFsaWQgb25seSB0aWxsIGVuZCBvZiBmdW5jdGlvbi4KCklmIHlvdSBuZWVkIG1vZGUgbGF0
ZXIgeW91IGNhbiB1c2UgdGhpcyB1Z2x5IHBvaW50ZXI6Cgpwcml2LT5icmlkZ2UuZW5jb2Rlci0+
Y3J0Yy0+c3RhdGUtPmFkanVzdGVkX21vZGUKCm9yIGFsdGVybmF0aXZlbHkgY29weSBtb2RlIHRv
IHByaXYgKGFsc28gdWdseSwgYnV0IGF0IGxlYXN0IG5vIGRhbmdsaW5nCnBvaW50ZXJzKS4KCgoK
PiArCj4gKwlpZiAodGMzNTg3NjhfY2FsY19wbGwocHJpdikpCj4gKwkJcmV0dXJuIE1PREVfQ0xP
Q0tfUkFOR0U7Cgp0YzM1ODc2OF9jYWxjX3BsbCBtb2RpZmllcyBzdGF0ZSwgbW9kZV92YWxpZCBj
YWxsYmFjayBzaG91bGRuJ3QgZG8gaXQuCgoKUmVnYXJkcwoKQW5kcnplagoKCj4gKwo+ICsJcmV0
dXJuIE1PREVfT0s7Cj4gK30KPiArCj4gK3N0YXRpYyB2b2lkIHRjMzU4NzY4X2JyaWRnZV9kaXNh
YmxlKHN0cnVjdCBkcm1fYnJpZGdlICpicmlkZ2UpCj4gK3sKPiArCXN0cnVjdCB0YzM1ODc2OF9w
cml2ICpwcml2ID0gYnJpZGdlX3RvX3RjMzU4NzY4KGJyaWRnZSk7Cj4gKwo+ICsJLyogc2V0IEZy
bVN0b3AgKi8KPiArCXRjMzU4NzY4X3VwZGF0ZV9iaXRzKHByaXYsIFRDMzU4NzY4X1BQX01JU0Ms
IEJJVCgxNSksIEJJVCgxNSkpOwo+ICsKPiArCS8qIHdhaXQgYXQgbGVhc3QgZm9yIG9uZSBmcmFt
ZSAqLwo+ICsJbXNsZWVwKDUwKTsKPiArCj4gKwkvKiBjbGVhciBQUF9lbiAqLwo+ICsJdGMzNTg3
NjhfdXBkYXRlX2JpdHMocHJpdiwgVEMzNTg3NjhfQ09ORkNUTCwgQklUKDYpLCAwKTsKPiArCj4g
KwkvKiBzZXQgUnN0UHRyICovCj4gKwl0YzM1ODc2OF91cGRhdGVfYml0cyhwcml2LCBUQzM1ODc2
OF9QUF9NSVNDLCBCSVQoMTQpLCBCSVQoMTQpKTsKPiArCj4gKwl0YzM1ODc2OF9od19lbmFibGUo
cHJpdiwgZmFsc2UpOwo+ICt9Cj4gKwo+ICtzdGF0aWMgdm9pZCB0YzM1ODc2OF9zZXR1cF9wbGwo
c3RydWN0IHRjMzU4NzY4X3ByaXYgKnByaXYpCj4gK3sKPiArCXUzMiBmYmQsIHByZCwgZnJzOwo+
ICsKPiArCWZiZCA9IHByaXYtPmZiZDsKPiArCXByZCA9IHByaXYtPnByZDsKPiArCWZycyA9IHBy
aXYtPmZyczsKPiArCj4gKwlkZXZfZGJnKHByaXYtPmRldiwgIlBMTDogcmVmY2xrICVsdSwgZmJk
ICV1LCBwcmQgJXUsIGZycyAldVxuIiwKPiArCQljbGtfZ2V0X3JhdGUocHJpdi0+cmVmY2xrKSwg
ZmJkLCBwcmQsIGZycyk7Cj4gKwlkZXZfZGJnKHByaXYtPmRldiwgIlBMTDogcGxsX2NsazogJXUs
IERTSUNsayAldSwgRFNJQnl0ZUNsayAldVxuIiwKPiArCQlwcml2LT5kc2ljbGsgKiAyLCBwcml2
LT5kc2ljbGssIHByaXYtPmRzaWNsayAvIDQpOwo+ICsJZGV2X2RiZyhwcml2LT5kZXYsICJQTEw6
IHBjbGsgJXUgKHBhbmVsOiAldSlcbiIsCj4gKwkJdGMzNTg3NjhfcGxsX3RvX3BjbGsocHJpdiwg
cHJpdi0+ZHNpY2xrICogMiksCj4gKwkJcHJpdi0+bW9kZS0+Y2xvY2sgKiAxMDAwKTsKPiArCj4g
KwkvKiBQUkRbMTU6MTJdIEZCRFs4OjBdICovCj4gKwl0YzM1ODc2OF93cml0ZShwcml2LCBUQzM1
ODc2OF9QTExDVEwwLCAocHJkIDw8IDEyKSB8IGZiZCk7Cj4gKwo+ICsJLyogRlJTWzExOjEwXSBM
QldTWzk6OF0gQ0tFTls0XSBSRVNFVEJbMV0gRU5bMF0gKi8KPiArCXRjMzU4NzY4X3dyaXRlKHBy
aXYsIFRDMzU4NzY4X1BMTENUTDEsCj4gKwkJICAgICAgIChmcnMgPDwgMTApIHwgKDB4MiA8PCA4
KSB8IEJJVCgxKSB8IEJJVCgwKSk7Cj4gKwo+ICsJLyogd2FpdCBmb3IgbG9jayAqLwo+ICsJdXNs
ZWVwX3JhbmdlKDEwMDAsIDIwMDApOwo+ICsKPiArCS8qIEZSU1sxMToxMF0gTEJXU1s5OjhdIENL
RU5bNF0gUExMX0NLRU5bNF0gUkVTRVRCWzFdIEVOWzBdICovCj4gKwl0YzM1ODc2OF93cml0ZShw
cml2LCBUQzM1ODc2OF9QTExDVEwxLAo+ICsJCSAgICAgICAoZnJzIDw8IDEwKSB8ICgweDIgPDwg
OCkgfCBCSVQoNCkgfCBCSVQoMSkgfCBCSVQoMCkpOwo+ICt9Cj4gKwo+ICsjZGVmaW5lIFRDMzU4
NzY4X1BSRUNJU0lPTgkxMDAwCj4gK3N0YXRpYyB1MzIgdGMzNTg3NjhfbnNfdG9fY250KHUzMiBu
cywgdTMyIHBlcmlvZF9uc2spCj4gK3sKPiArCXJldHVybiAobnMgKiBUQzM1ODc2OF9QUkVDSVNJ
T04gKyBwZXJpb2RfbnNrKSAvIHBlcmlvZF9uc2s7Cj4gK30KPiArCj4gK3N0YXRpYyB1MzIgdGMz
NTg3NjhfdG9fbnModTMyIG5zaykKPiArewo+ICsJcmV0dXJuIChuc2sgLyBUQzM1ODc2OF9QUkVD
SVNJT04pOwo+ICt9Cj4gKwo+ICtzdGF0aWMgdm9pZCB0YzM1ODc2OF9icmlkZ2VfZW5hYmxlKHN0
cnVjdCBkcm1fYnJpZGdlICpicmlkZ2UpCj4gK3sKPiArCXN0cnVjdCB0YzM1ODc2OF9wcml2ICpw
cml2ID0gYnJpZGdlX3RvX3RjMzU4NzY4KGJyaWRnZSk7Cj4gKwljb25zdCBzdHJ1Y3QgZHJtX2Rp
c3BsYXlfbW9kZSAqbW9kZSA9IHByaXYtPm1vZGU7Cj4gKwlzdHJ1Y3QgbWlwaV9kc2lfZGV2aWNl
ICpkc2lfZGV2ID0gcHJpdi0+b3V0cHV0LmRldjsKPiArCXUzMiB2YWwsIHZhbDIsIGxwdHhjbnQs
IGhhY3QsIGRhdGFfdHlwZTsKPiArCXUzMiBkc2ljbGsgPSBwcml2LT5kc2ljbGs7Cj4gKwl1MzIg
ZHNpYmNsayA9IGRzaWNsayAvIDQ7Cj4gKwl1MzIgZHNpYmNsa19uc2ssIGRzaWNsa19uc2ssIHVp
X25zaywgcGh5X2RlbGF5X25zazsKPiArCWludCBpOwo+ICsKPiArCXRjMzU4NzY4X2h3X2VuYWJs
ZShwcml2LCB0cnVlKTsKPiArCj4gKwl0YzM1ODc2OF9zd19yZXNldChwcml2KTsKPiArCj4gKwl0
YzM1ODc2OF9zZXR1cF9wbGwocHJpdik7Cj4gKwo+ICsJLyogVlNEbHlbOTowXSAqLwo+ICsJdGMz
NTg3Njhfd3JpdGUocHJpdiwgVEMzNTg3NjhfVlNETFksIDEpOwo+ICsKPiArCS8qIERhdGEgRm9y
bWF0IENvbnRyb2wgUmVnaXN0ZXIgKi8KPiArCXZhbCA9IEJJVCgyKSB8IEJJVCgxKSB8IEJJVCgw
KTsgLyogcmRzd2FwX2VuIHwgZHNpdHhfZW4gfCB0eGR0X2VuICovCj4gKwlzd2l0Y2ggKGRzaV9k
ZXYtPmZvcm1hdCkgewo+ICsJY2FzZSBNSVBJX0RTSV9GTVRfUkdCODg4Ogo+ICsJCXZhbCB8PSAo
MHgzIDw8IDQpOwo+ICsJCWhhY3QgPSBtb2RlLT5oZGlzcGxheSAqIDM7Cj4gKwkJZGF0YV90eXBl
ID0gTUlQSV9EU0lfUEFDS0VEX1BJWEVMX1NUUkVBTV8yNDsKPiArCQlicmVhazsKPiArCWNhc2Ug
TUlQSV9EU0lfRk1UX1JHQjY2NjoKPiArCQl2YWwgfD0gKDB4NCA8PCA0KTsKPiArCQloYWN0ID0g
bW9kZS0+aGRpc3BsYXkgKiAzOwo+ICsJCWRhdGFfdHlwZSA9IE1JUElfRFNJX1BBQ0tFRF9QSVhF
TF9TVFJFQU1fMTg7Cj4gKwkJYnJlYWs7Cj4gKwo+ICsJY2FzZSBNSVBJX0RTSV9GTVRfUkdCNjY2
X1BBQ0tFRDoKPiArCQl2YWwgfD0gKDB4NCA8PCA0KSB8IEJJVCgzKTsKPiArCQloYWN0ID0gbW9k
ZS0+aGRpc3BsYXkgKiAxOCAvIDg7Cj4gKwkJZGF0YV90eXBlID0gTUlQSV9EU0lfUElYRUxfU1RS
RUFNXzNCWVRFXzE4Owo+ICsJCWJyZWFrOwo+ICsKPiArCWNhc2UgTUlQSV9EU0lfRk1UX1JHQjU2
NToKPiArCQl2YWwgfD0gKDB4NSA8PCA0KTsKPiArCQloYWN0ID0gbW9kZS0+aGRpc3BsYXkgKiAy
Owo+ICsJCWRhdGFfdHlwZSA9IE1JUElfRFNJX1BBQ0tFRF9QSVhFTF9TVFJFQU1fMTY7Cj4gKwkJ
YnJlYWs7Cj4gKwlkZWZhdWx0Ogo+ICsJCWRldl9lcnIocHJpdi0+ZGV2LCAiSW52YWxpZCBkYXRh
IGZvcm1hdCAoJXUpXG4iLAo+ICsJCQlkc2lfZGV2LT5mb3JtYXQpOwo+ICsJCXJldHVybjsKPiAr
CX0KPiArCj4gKwl0YzM1ODc2OF93cml0ZShwcml2LCBUQzM1ODc2OF9EQVRBRk1ULCB2YWwpOwo+
ICsJdGMzNTg3Njhfd3JpdGUocHJpdiwgVEMzNTg3NjhfRFNJVFhfRFQsIGRhdGFfdHlwZSk7Cj4g
Kwo+ICsJLyogRW5hYmxlIEQtUEhZIChIaVotPkxQMTEpICovCj4gKwl0YzM1ODc2OF93cml0ZShw
cml2LCBUQzM1ODc2OF9DTFdfQ05UUkwsIDB4MDAwMCk7Cj4gKwkvKiBFbmFibGUgbGFuZXMgKi8K
PiArCWZvciAoaSA9IDA7IGkgPCBkc2lfZGV2LT5sYW5lczsgaSsrKQo+ICsJCXRjMzU4NzY4X3dy
aXRlKHByaXYsIFRDMzU4NzY4X0QwV19DTlRSTCArIGkgKiA0LCAweDAwMDApOwo+ICsKPiArCS8q
IERTSSBUaW1pbmdzICovCj4gKwlkc2liY2xrX25zayA9ICh1MzIpZGl2X3U2NCgodTY0KTEwMDAw
MDAwMDAgKiBUQzM1ODc2OF9QUkVDSVNJT04sCj4gKwkJCQkgIGRzaWJjbGspOwo+ICsJZHNpY2xr
X25zayA9ICh1MzIpZGl2X3U2NCgodTY0KTEwMDAwMDAwMDAgKiBUQzM1ODc2OF9QUkVDSVNJT04s
IGRzaWNsayk7Cj4gKwl1aV9uc2sgPSBkc2ljbGtfbnNrIC8gMjsKPiArCXBoeV9kZWxheV9uc2sg
PSBkc2liY2xrX25zayArIDIgKiBkc2ljbGtfbnNrOwo+ICsJZGV2X2RiZyhwcml2LT5kZXYsICJk
c2ljbGtfbnNrOiAldVxuIiwgZHNpY2xrX25zayk7Cj4gKwlkZXZfZGJnKHByaXYtPmRldiwgInVp
X25zazogJXVcbiIsIHVpX25zayk7Cj4gKwlkZXZfZGJnKHByaXYtPmRldiwgImRzaWJjbGtfbnNr
OiAldVxuIiwgZHNpYmNsa19uc2spOwo+ICsJZGV2X2RiZyhwcml2LT5kZXYsICJwaHlfZGVsYXlf
bnNrOiAldVxuIiwgcGh5X2RlbGF5X25zayk7Cj4gKwo+ICsJLyogTFAxMSA+IDEwMHVzIGZvciBE
LVBIWSBSeCBJbml0ICovCj4gKwl2YWwgPSB0YzM1ODc2OF9uc190b19jbnQoMTAwICogMTAwMCwg
ZHNpYmNsa19uc2spIC0gMTsKPiArCWRldl9kYmcocHJpdi0+ZGV2LCAiTElORUlOSVRDTlQ6IDB4
JXhcbiIsIHZhbCk7Cj4gKwl0YzM1ODc2OF93cml0ZShwcml2LCBUQzM1ODc2OF9MSU5FSU5JVENO
VCwgdmFsKTsKPiArCj4gKwkvKiBMUFRpbWVDbnQgPiA1MG5zICovCj4gKwl2YWwgPSB0YzM1ODc2
OF9uc190b19jbnQoNTAsIGRzaWJjbGtfbnNrKSAtIDE7Cj4gKwlscHR4Y250ID0gdmFsOwo+ICsJ
ZGV2X2RiZyhwcml2LT5kZXYsICJMUFRYVElNRUNOVDogMHgleFxuIiwgdmFsKTsKPiArCXRjMzU4
NzY4X3dyaXRlKHByaXYsIFRDMzU4NzY4X0xQVFhUSU1FQ05ULCB2YWwpOwo+ICsKPiArCS8qIDM4
bnMgPCBUQ0xLX1BSRVBBUkUgPCA5NW5zICovCj4gKwl2YWwgPSB0YzM1ODc2OF9uc190b19jbnQo
NjUsIGRzaWJjbGtfbnNrKSAtIDE7Cj4gKwkvKiBUQ0xLX1BSRVBBUkUgPiAzMDBucyAqLwo+ICsJ
dmFsMiA9IHRjMzU4NzY4X25zX3RvX2NudCgzMDAgKyB0YzM1ODc2OF90b19ucygzICogdWlfbnNr
KSwKPiArCQkJCSAgZHNpYmNsa19uc2spOwo+ICsJdmFsIHw9ICh2YWwyIC0gdGMzNTg3NjhfdG9f
bnMocGh5X2RlbGF5X25zayAtIGRzaWJjbGtfbnNrKSkgPDwgODsKPiArCWRldl9kYmcocHJpdi0+
ZGV2LCAiVENMS19IRUFERVJDTlQ6IDB4JXhcbiIsIHZhbCk7Cj4gKwl0YzM1ODc2OF93cml0ZShw
cml2LCBUQzM1ODc2OF9UQ0xLX0hFQURFUkNOVCwgdmFsKTsKPiArCj4gKwkvKiBUQ0xLX1RSQUlM
ID4gNjBucyArIDMqVUkgKi8KPiArCXZhbCA9IDYwICsgdGMzNTg3NjhfdG9fbnMoMyAqIHVpX25z
ayk7Cj4gKwl2YWwgPSB0YzM1ODc2OF9uc190b19jbnQodmFsLCBkc2liY2xrX25zaykgLSA1Owo+
ICsJZGV2X2RiZyhwcml2LT5kZXYsICJUQ0xLX1RSQUlMQ05UOiAweCV4XG4iLCB2YWwpOwo+ICsJ
dGMzNTg3Njhfd3JpdGUocHJpdiwgVEMzNTg3NjhfVENMS19UUkFJTENOVCwgdmFsKTsKPiArCj4g
KwkvKiA0MG5zICsgNCpVSSA8IFRIU19QUkVQQVJFIDwgODVucyArIDYqVUkgKi8KPiArCXZhbCA9
IDUwICsgdGMzNTg3NjhfdG9fbnMoNCAqIHVpX25zayk7Cj4gKwl2YWwgPSB0YzM1ODc2OF9uc190
b19jbnQodmFsLCBkc2liY2xrX25zaykgLSAxOwo+ICsJLyogVEhTX1pFUk8gPiAxNDVucyArIDEw
KlVJICovCj4gKwl2YWwyID0gdGMzNTg3NjhfbnNfdG9fY250KDE0NSAtIHRjMzU4NzY4X3RvX25z
KHVpX25zayksIGRzaWJjbGtfbnNrKTsKPiArCXZhbCB8PSAodmFsMiAtIHRjMzU4NzY4X3RvX25z
KHBoeV9kZWxheV9uc2spKSA8PCA4Owo+ICsJZGV2X2RiZyhwcml2LT5kZXYsICJUSFNfSEVBREVS
Q05UOiAweCV4XG4iLCB2YWwpOwo+ICsJdGMzNTg3Njhfd3JpdGUocHJpdiwgVEMzNTg3NjhfVEhT
X0hFQURFUkNOVCwgdmFsKTsKPiArCj4gKwkvKiBUV0FLRVVQID4gMW1zIGluIGxwdHhjbnQgc3Rl
cHMgKi8KPiArCXZhbCA9IHRjMzU4NzY4X25zX3RvX2NudCgxMDIwMDAwLCBkc2liY2xrX25zayk7
Cj4gKwl2YWwgPSB2YWwgLyAobHB0eGNudCArIDEpIC0gMTsKPiArCWRldl9kYmcocHJpdi0+ZGV2
LCAiVFdBS0VVUDogMHgleFxuIiwgdmFsKTsKPiArCXRjMzU4NzY4X3dyaXRlKHByaXYsIFRDMzU4
NzY4X1RXQUtFVVAsIHZhbCk7Cj4gKwo+ICsJLyogVENMS19QT1NUQ05UID4gNjBucyArIDUyKlVJ
ICovCj4gKwl2YWwgPSB0YzM1ODc2OF9uc190b19jbnQoNjAgKyB0YzM1ODc2OF90b19ucyg1MiAq
IHVpX25zayksCj4gKwkJCQkgZHNpYmNsa19uc2spIC0gMzsKPiArCWRldl9kYmcocHJpdi0+ZGV2
LCAiVENMS19QT1NUQ05UOiAweCV4XG4iLCB2YWwpOwo+ICsJdGMzNTg3Njhfd3JpdGUocHJpdiwg
VEMzNTg3NjhfVENMS19QT1NUQ05ULCB2YWwpOwo+ICsKPiArCS8qIDYwbnMgKyA0KlVJIDwgVEhT
X1BSRVBBUkUgPCAxMDVucyArIDEyKlVJICovCj4gKwl2YWwgPSB0YzM1ODc2OF9uc190b19jbnQo
NjAgKyB0YzM1ODc2OF90b19ucygxNSAqIHVpX25zayksCj4gKwkJCQkgZHNpYmNsa19uc2spIC0g
NTsKPiArCWRldl9kYmcocHJpdi0+ZGV2LCAiVEhTX1RSQUlMQ05UOiAweCV4XG4iLCB2YWwpOwo+
ICsJdGMzNTg3Njhfd3JpdGUocHJpdiwgVEMzNTg3NjhfVEhTX1RSQUlMQ05ULCB2YWwpOwo+ICsK
PiArCXZhbCA9IEJJVCgwKTsKPiArCWZvciAoaSA9IDA7IGkgPCBkc2lfZGV2LT5sYW5lczsgaSsr
KQo+ICsJCXZhbCB8PSBCSVQoaSArIDEpOwo+ICsJdGMzNTg3Njhfd3JpdGUocHJpdiwgVEMzNTg3
NjhfSFNUWFZSRUdFTiwgdmFsKTsKPiArCj4gKwlpZiAoIShkc2lfZGV2LT5tb2RlX2ZsYWdzICYg
TUlQSV9EU0lfQ0xPQ0tfTk9OX0NPTlRJTlVPVVMpKQo+ICsJCXRjMzU4NzY4X3dyaXRlKHByaXYs
IFRDMzU4NzY4X1RYT1BUSU9OQ05UUkwsIDB4MSk7Cj4gKwo+ICsJLyogVFhUQUdPQ05UWzI2OjE2
XSBSWFRBU1VSRUNOVFsxMDowXSAqLwo+ICsJdmFsID0gdGMzNTg3NjhfdG9fbnMoKGxwdHhjbnQg
KyAxKSAqIGRzaWJjbGtfbnNrICogNCk7Cj4gKwl2YWwgPSB0YzM1ODc2OF9uc190b19jbnQodmFs
LCBkc2liY2xrX25zaykgLSAxOwo+ICsJdmFsMiA9IHRjMzU4NzY4X25zX3RvX2NudCh0YzM1ODc2
OF90b19ucygobHB0eGNudCArIDEpICogZHNpYmNsa19uc2spLAo+ICsJCQkJICBkc2liY2xrX25z
aykgLSAyOwo+ICsJdmFsIHw9IHZhbDIgPDwgMTY7Cj4gKwlkZXZfZGJnKHByaXYtPmRldiwgIkJU
QUNOVFJMMTogMHgleFxuIiwgdmFsKTsKPiArCXRjMzU4NzY4X3dyaXRlKHByaXYsIFRDMzU4NzY4
X0JUQUNOVFJMMSwgdmFsKTsKPiArCj4gKwkvKiBTVEFSVFswXSAqLwo+ICsJdGMzNTg3Njhfd3Jp
dGUocHJpdiwgVEMzNTg3NjhfU1RBUlRDTlRSTCwgMSk7Cj4gKwo+ICsJLyogU2V0IGV2ZW50IG1v
ZGUgKi8KPiArCXRjMzU4NzY4X3dyaXRlKHByaXYsIFRDMzU4NzY4X0RTSV9FVkVOVCwgMSk7Cj4g
Kwo+ICsJLyogdnN3ICgrIHZicCkgKi8KPiArCXRjMzU4NzY4X3dyaXRlKHByaXYsIFRDMzU4NzY4
X0RTSV9WU1csCj4gKwkJICAgICAgIG1vZGUtPnZ0b3RhbCAtIG1vZGUtPnZzeW5jX3N0YXJ0KTsK
PiArCS8qIHZicCAobm90IHVzZWQgaW4gZXZlbnQgbW9kZSkgKi8KPiArCXRjMzU4NzY4X3dyaXRl
KHByaXYsIFRDMzU4NzY4X0RTSV9WQlBSLCAwKTsKPiArCS8qIHZhY3QgKi8KPiArCXRjMzU4NzY4
X3dyaXRlKHByaXYsIFRDMzU4NzY4X0RTSV9WQUNULCBtb2RlLT52ZGlzcGxheSk7Cj4gKwo+ICsJ
LyogKGhzdyArIGhicCkgKiBieXRlY2xrICogbmRsIC8gcGNsayAqLwo+ICsJdmFsID0gKHUzMilk
aXZfdTY0KChtb2RlLT5odG90YWwgLSBtb2RlLT5oc3luY19zdGFydCkgKgo+ICsJCQkgICAoKHU2
NClwcml2LT5kc2ljbGsgLyA0KSAqIHByaXYtPmRzaV9sYW5lcywKPiArCQkJICAgbW9kZS0+Y2xv
Y2sgKiAxMDAwKTsKPiArCXRjMzU4NzY4X3dyaXRlKHByaXYsIFRDMzU4NzY4X0RTSV9IU1csIHZh
bCk7Cj4gKwkvKiBoYnAgKG5vdCB1c2VkIGluIGV2ZW50IG1vZGUpICovCj4gKwl0YzM1ODc2OF93
cml0ZShwcml2LCBUQzM1ODc2OF9EU0lfSEJQUiwgMCk7Cj4gKwkvKiBoYWN0IChieXRlcykgKi8K
PiArCXRjMzU4NzY4X3dyaXRlKHByaXYsIFRDMzU4NzY4X0RTSV9IQUNULCBoYWN0KTsKPiArCj4g
KwkvKiBWU1lOQyBwb2xhcml0eSAqLwo+ICsJaWYgKCEobW9kZS0+ZmxhZ3MgJiBEUk1fTU9ERV9G
TEFHX05WU1lOQykpCj4gKwkJdGMzNTg3NjhfdXBkYXRlX2JpdHMocHJpdiwgVEMzNTg3NjhfQ09O
RkNUTCwgQklUKDUpLCBCSVQoNSkpOwo+ICsJLyogSFNZTkMgcG9sYXJpdHkgKi8KPiArCWlmICht
b2RlLT5mbGFncyAmIERSTV9NT0RFX0ZMQUdfUEhTWU5DKQo+ICsJCXRjMzU4NzY4X3VwZGF0ZV9i
aXRzKHByaXYsIFRDMzU4NzY4X1BQX01JU0MsIEJJVCgwKSwgQklUKDApKTsKPiArCj4gKwkvKiBT
dGFydCBEU0kgVHggKi8KPiArCXRjMzU4NzY4X3dyaXRlKHByaXYsIFRDMzU4NzY4X0RTSV9TVEFS
VCwgMHgxKTsKPiArCj4gKwkvKiBDb25maWd1cmUgRFNJX0NvbnRyb2wgcmVnaXN0ZXIgKi8KPiAr
CXZhbCA9ICg2IDw8IDI5KSB8ICgweDMgPDwgMjQpOyAvKiBDTEVBUiwgRFNJX0NvbnRyb2wgKi8K
PiArCXZhbCB8PSBCSVQoNykgfCBCSVQoNSkgfCAweDMgPDwgMSB8IEJJVCgwKTsKPiArCXRjMzU4
NzY4X3dyaXRlKHByaXYsIFRDMzU4NzY4X0RTSV9DT05GVywgdmFsKTsKPiArCj4gKwl2YWwgPSAo
NSA8PCAyOSkgfCAoMHgzIDw8IDI0KTsgLyogU0VULCBEU0lfQ29udHJvbCAqLwo+ICsJaWYgKCEo
ZHNpX2Rldi0+bW9kZV9mbGFncyAmIE1JUElfRFNJX01PREVfTFBNKSkKPiArCQl2YWwgfD0gQklU
KDcpOwo+ICsJaWYgKCEoZHNpX2Rldi0+bW9kZV9mbGFncyAmIE1JUElfRFNJX0NMT0NLX05PTl9D
T05USU5VT1VTKSkKPiArCQl2YWwgfD0gQklUKDUpOwo+ICsJdmFsIHw9IChkc2lfZGV2LT5sYW5l
cyAtIDEpIDw8IDE7Cj4gKwlpZiAoZHNpX2Rldi0+bW9kZV9mbGFncyAmIE1JUElfRFNJX01PREVf
RU9UX1BBQ0tFVCkKPiArCQl2YWwgfD0gQklUKDApOwo+ICsJdGMzNTg3Njhfd3JpdGUocHJpdiwg
VEMzNTg3NjhfRFNJX0NPTkZXLCB2YWwpOwo+ICsKPiArCXZhbCA9ICg2IDw8IDI5KSB8ICgweDMg
PDwgMjQpOyAvKiBDTEVBUiwgRFNJX0NvbnRyb2wgKi8KPiArCXZhbCB8PSAweDgwMDA7IC8qIERT
SSBtb2RlICovCj4gKwl0YzM1ODc2OF93cml0ZShwcml2LCBUQzM1ODc2OF9EU0lfQ09ORlcsIHZh
bCk7Cj4gKwo+ICsJLyogY2xlYXIgRnJtU3RvcCBhbmQgUnN0UHRyICovCj4gKwl0YzM1ODc2OF91
cGRhdGVfYml0cyhwcml2LCBUQzM1ODc2OF9QUF9NSVNDLCAweDMgPDwgMTQsIDApOwo+ICsKPiAr
CS8qIHNldCBQUF9lbiAqLwo+ICsJdGMzNTg3NjhfdXBkYXRlX2JpdHMocHJpdiwgVEMzNTg3Njhf
Q09ORkNUTCwgQklUKDYpLCBCSVQoNikpOwo+ICt9Cj4gKwo+ICtzdGF0aWMgY29uc3Qgc3RydWN0
IGRybV9icmlkZ2VfZnVuY3MgdGMzNTg3NjhfYnJpZGdlX2Z1bmNzID0gewo+ICsJLmF0dGFjaCA9
IHRjMzU4NzY4X2JyaWRnZV9hdHRhY2gsCj4gKwkubW9kZV92YWxpZCA9IHRjMzU4NzY4X2JyaWRn
ZV9tb2RlX3ZhbGlkLAo+ICsJLmRpc2FibGUgPSB0YzM1ODc2OF9icmlkZ2VfZGlzYWJsZSwKPiAr
CS5lbmFibGUgPSB0YzM1ODc2OF9icmlkZ2VfZW5hYmxlLAo+ICt9Owo+ICsKPiArc3RhdGljIGNv
bnN0IHN0cnVjdCBkcm1fYnJpZGdlX3RpbWluZ3MgZGVmYXVsdF90YzM1ODc2OF90aW1pbmdzID0g
ewo+ICsJLmlucHV0X2J1c19mbGFncyA9IERSTV9CVVNfRkxBR19QSVhEQVRBX1NBTVBMRV9QT1NF
REdFCj4gKwkJIHwgRFJNX0JVU19GTEFHX1NZTkNfU0FNUExFX05FR0VER0UKPiArCQkgfCBEUk1f
QlVTX0ZMQUdfREVfSElHSCwKPiArfTsKPiArCj4gK3N0YXRpYyBib29sIHRjMzU4NzY4X2lzX3Jl
c2VydmVkX3JlZyh1bnNpZ25lZCBpbnQgcmVnKQo+ICt7Cj4gKwlzd2l0Y2ggKHJlZykgewo+ICsJ
Y2FzZSAweDExNCAuLi4gMHgxM2Y6Cj4gKwljYXNlIDB4MjAwOgo+ICsJY2FzZSAweDIwYzoKPiAr
CWNhc2UgMHg0MDAgLi4uIDB4NDA4Ogo+ICsJY2FzZSAweDQxYyAuLi4gMHg0MmY6Cj4gKwkJcmV0
dXJuIHRydWU7Cj4gKwlkZWZhdWx0Ogo+ICsJCXJldHVybiBmYWxzZTsKPiArCX0KPiArfQo+ICsK
PiArc3RhdGljIGJvb2wgdGMzNTg3Njhfd3JpdGVhYmxlX3JlZyhzdHJ1Y3QgZGV2aWNlICpkZXYs
IHVuc2lnbmVkIGludCByZWcpCj4gK3sKPiArCWlmICh0YzM1ODc2OF9pc19yZXNlcnZlZF9yZWco
cmVnKSkKPiArCQlyZXR1cm4gZmFsc2U7Cj4gKwo+ICsJc3dpdGNoIChyZWcpIHsKPiArCWNhc2Ug
VEMzNTg3NjhfQ0hJUElEOgo+ICsJY2FzZSBUQzM1ODc2OF9GSUZPU1RBVFVTOgo+ICsJY2FzZSBU
QzM1ODc2OF9EU0lUWFNUQVRVUyAuLi4gKFRDMzU4NzY4X0RTSVRYU1RBVFVTICsgMik6Cj4gKwlj
YXNlIFRDMzU4NzY4X0RTSV9DT05UUk9MIC4uLiAoVEMzNTg3NjhfRFNJX0lOVF9FTkEgKyAyKToK
PiArCWNhc2UgVEMzNTg3NjhfRFNJQ01EX1JERklGTyAuLi4gKFRDMzU4NzY4X0RTSV9FUlJfSEFM
VCArIDIpOgo+ICsJCXJldHVybiBmYWxzZTsKPiArCWRlZmF1bHQ6Cj4gKwkJcmV0dXJuIHRydWU7
Cj4gKwl9Cj4gK30KPiArCj4gK3N0YXRpYyBib29sIHRjMzU4NzY4X3JlYWRhYmxlX3JlZyhzdHJ1
Y3QgZGV2aWNlICpkZXYsIHVuc2lnbmVkIGludCByZWcpCj4gK3sKPiArCWlmICh0YzM1ODc2OF9p
c19yZXNlcnZlZF9yZWcocmVnKSkKPiArCQlyZXR1cm4gZmFsc2U7Cj4gKwo+ICsJc3dpdGNoIChy
ZWcpIHsKPiArCWNhc2UgVEMzNTg3NjhfU1RBUlRDTlRSTDoKPiArCWNhc2UgVEMzNTg3NjhfRFNJ
X0NPTkZXIC4uLiAoVEMzNTg3NjhfRFNJX0NPTkZXICsgMik6Cj4gKwljYXNlIFRDMzU4NzY4X0RT
SV9JTlRfQ0xSIC4uLiAoVEMzNTg3NjhfRFNJX0lOVF9DTFIgKyAyKToKPiArCWNhc2UgVEMzNTg3
NjhfRFNJX1NUQVJUIC4uLiAoVEMzNTg3NjhfRFNJX1NUQVJUICsgMik6Cj4gKwljYXNlIFRDMzU4
NzY4X0RCR19EQVRBOgo+ICsJCXJldHVybiBmYWxzZTsKPiArCWRlZmF1bHQ6Cj4gKwkJcmV0dXJu
IHRydWU7Cj4gKwl9Cj4gK30KPiArCj4gK3N0YXRpYyBib29sIHRjMzU4NzY4X3ZvbGF0aWxlX3Jl
ZyhzdHJ1Y3QgZGV2aWNlICpkZXYsIHVuc2lnbmVkIGludCByZWcpCj4gK3sKPiArCXN3aXRjaCAo
cmVnKSB7Cj4gKwljYXNlIFRDMzU4NzY4X0ZJRk9TVEFUVVM6Cj4gKwljYXNlIFRDMzU4NzY4X1NU
QVJUQ05UUkwgLi4uIChUQzM1ODc2OF9EU0lUWFNUQVRVUyArIDIpOgo+ICsJY2FzZSBUQzM1ODc2
OF9EU0lfQ09OVFJPTCAuLi4gKFRDMzU4NzY4X0RTSV9JTlRfRU5BICsgMik6Cj4gKwljYXNlIFRD
MzU4NzY4X0RTSUNNRF9SREZJRk8gLi4uIChUQzM1ODc2OF9EU0lfRVJSX0hBTFQgKyAyKToKPiAr
CWNhc2UgVEMzNTg3NjhfRFNJQ01EX1RYOgo+ICsJCXJldHVybiB0cnVlOwo+ICsJZGVmYXVsdDoK
PiArCQlyZXR1cm4gZmFsc2U7Cj4gKwl9Cj4gK30KPiArCj4gK3N0YXRpYyBjb25zdCBzdHJ1Y3Qg
cmVnbWFwX2NvbmZpZyB0YzM1ODc2OF9yZWdtYXBfY29uZmlnID0gewo+ICsJLm5hbWUgPSAidGMz
NTg3NjgiLAo+ICsJLnJlZ19iaXRzID0gMTYsCj4gKwkudmFsX2JpdHMgPSAxNiwKPiArCS5tYXhf
cmVnaXN0ZXIgPSBUQzM1ODc2OF9EU0lfSEFDVCwKPiArCS5jYWNoZV90eXBlID0gUkVHQ0FDSEVf
UkJUUkVFLAo+ICsJLndyaXRlYWJsZV9yZWcgPSB0YzM1ODc2OF93cml0ZWFibGVfcmVnLAo+ICsJ
LnJlYWRhYmxlX3JlZyA9IHRjMzU4NzY4X3JlYWRhYmxlX3JlZywKPiArCS52b2xhdGlsZV9yZWcg
PSB0YzM1ODc2OF92b2xhdGlsZV9yZWcsCj4gKwkucmVnX2Zvcm1hdF9lbmRpYW4gPSBSRUdNQVBf
RU5ESUFOX0JJRywKPiArCS52YWxfZm9ybWF0X2VuZGlhbiA9IFJFR01BUF9FTkRJQU5fQklHLAo+
ICt9Owo+ICsKPiArc3RhdGljIGNvbnN0IHN0cnVjdCBpMmNfZGV2aWNlX2lkIHRjMzU4NzY4X2ky
Y19pZHNbXSA9IHsKPiArCXsgInRjMzU4NzY4IiwgMCB9LAo+ICsJeyAidGMzNTg3NzgiLCAwIH0s
Cj4gKwl7IH0KPiArfTsKPiArTU9EVUxFX0RFVklDRV9UQUJMRShpMmMsIHRjMzU4NzY4X2kyY19p
ZHMpOwo+ICsKPiArc3RhdGljIGNvbnN0IHN0cnVjdCBvZl9kZXZpY2VfaWQgdGMzNTg3Njhfb2Zf
aWRzW10gPSB7Cj4gKwl7IC5jb21wYXRpYmxlID0gInRvc2hpYmEsdGMzNTg3NjgiLCB9LAo+ICsJ
eyAuY29tcGF0aWJsZSA9ICJ0b3NoaWJhLHRjMzU4Nzc4IiwgfSwKPiArCXsgfQo+ICt9Owo+ICtN
T0RVTEVfREVWSUNFX1RBQkxFKG9mLCB0YzM1ODc2OF9vZl9pZHMpOwo+ICsKPiArc3RhdGljIGlu
dCB0YzM1ODc2OF9nZXRfcmVndWxhdG9ycyhzdHJ1Y3QgdGMzNTg3NjhfcHJpdiAqcHJpdikKPiAr
ewo+ICsJaW50IGksIHJldDsKPiArCj4gKwlmb3IgKGkgPSAwOyBpIDwgQVJSQVlfU0laRShwcml2
LT5zdXBwbGllcyk7ICsraSkKPiArCQlwcml2LT5zdXBwbGllc1tpXS5zdXBwbHkgPSB0YzM1ODc2
OF9zdXBwbGllc1tpXTsKPiArCj4gKwlyZXQgPSBkZXZtX3JlZ3VsYXRvcl9idWxrX2dldChwcml2
LT5kZXYsIEFSUkFZX1NJWkUocHJpdi0+c3VwcGxpZXMpLAo+ICsJCQkJICAgICAgcHJpdi0+c3Vw
cGxpZXMpOwo+ICsJaWYgKHJldCA8IDApCj4gKwkJZGV2X2Vycihwcml2LT5kZXYsICJmYWlsZWQg
dG8gZ2V0IHJlZ3VsYXRvcnM6ICVkXG4iLCByZXQpOwo+ICsKPiArCXJldHVybiByZXQ7Cj4gK30K
PiArCj4gK3N0YXRpYyBpbnQgdGMzNTg3NjhfaTJjX3Byb2JlKHN0cnVjdCBpMmNfY2xpZW50ICpj
bGllbnQsCj4gKwkJCSAgICAgIGNvbnN0IHN0cnVjdCBpMmNfZGV2aWNlX2lkICppZCkKPiArewo+
ICsJc3RydWN0IHRjMzU4NzY4X3ByaXYgKnByaXY7Cj4gKwlzdHJ1Y3QgZGV2aWNlICpkZXYgPSAm
Y2xpZW50LT5kZXY7Cj4gKwlzdHJ1Y3QgZGV2aWNlX25vZGUgKm5wID0gZGV2LT5vZl9ub2RlOwo+
ICsJaW50IHJldDsKPiArCj4gKwlpZiAoIW5wKQo+ICsJCXJldHVybiAtRU5PREVWOwo+ICsKPiAr
CXByaXYgPSBkZXZtX2t6YWxsb2MoZGV2LCBzaXplb2YoKnByaXYpLCBHRlBfS0VSTkVMKTsKPiAr
CWlmICghcHJpdikKPiArCQlyZXR1cm4gLUVOT01FTTsKPiArCj4gKwlkZXZfc2V0X2RydmRhdGEo
ZGV2LCBwcml2KTsKPiArCXByaXYtPmRldiA9IGRldjsKPiArCj4gKwlyZXQgPSB0YzM1ODc2OF9n
ZXRfcmVndWxhdG9ycyhwcml2KTsKPiArCWlmIChyZXQpCj4gKwkJcmV0dXJuIHJldDsKPiArCj4g
Kwlwcml2LT5yZWZjbGsgPSBkZXZtX2Nsa19nZXQoZGV2LCAicmVmY2xrIik7Cj4gKwlpZiAoSVNf
RVJSKHByaXYtPnJlZmNsaykpCj4gKwkJcmV0dXJuIFBUUl9FUlIocHJpdi0+cmVmY2xrKTsKPiAr
Cj4gKwkvKgo+ICsJICogUkVTWCBpcyBsb3cgYWN0aXZlLCB0byBkaXNhYmxlIHRjMzU4NzY4IGlu
aXRpYWxseSAoa2VlcCBpbiByZXNldCkKPiArCSAqIHRoZSBncGlvIGxpbmUgbXVzdCBiZSBMT1cu
IFRoaXMgaXMgdGhlIEFTU0VSVEVEIHN0YXRlIG9mCj4gKwkgKiBHUElPX0FDVElWRV9MT1cgKEdQ
SU9EX09VVF9ISUdIID09IEFTU0VSVEVEKS4KPiArCSAqLwo+ICsJcHJpdi0+cmVzZXRfZ3BpbyAg
PSBkZXZtX2dwaW9kX2dldF9vcHRpb25hbChkZXYsICJyZXNldCIsCj4gKwkJCQkJCSAgICBHUElP
RF9PVVRfSElHSCk7Cj4gKwlpZiAoSVNfRVJSKHByaXYtPnJlc2V0X2dwaW8pKQo+ICsJCXJldHVy
biBQVFJfRVJSKHByaXYtPnJlc2V0X2dwaW8pOwo+ICsKPiArCXByaXYtPnJlZ21hcCA9IGRldm1f
cmVnbWFwX2luaXRfaTJjKGNsaWVudCwgJnRjMzU4NzY4X3JlZ21hcF9jb25maWcpOwo+ICsJaWYg
KElTX0VSUihwcml2LT5yZWdtYXApKSB7Cj4gKwkJZGV2X2VycihkZXYsICJGYWlsZWQgdG8gaW5p
dCByZWdtYXBcbiIpOwo+ICsJCXJldHVybiBQVFJfRVJSKHByaXYtPnJlZ21hcCk7Cj4gKwl9Cj4g
Kwo+ICsJaWYgKHByaXYtPnJlc2V0X2dwaW8pCj4gKwkJcmVnY2FjaGVfY2FjaGVfb25seShwcml2
LT5yZWdtYXAsIHRydWUpOwo+ICsKPiArCXByaXYtPmRzaV9ob3N0LmRldiA9IGRldjsKPiArCXBy
aXYtPmRzaV9ob3N0Lm9wcyA9ICZ0YzM1ODc2OF9kc2lfaG9zdF9vcHM7Cj4gKwo+ICsJcHJpdi0+
YnJpZGdlLmZ1bmNzID0gJnRjMzU4NzY4X2JyaWRnZV9mdW5jczsKPiArCXByaXYtPmJyaWRnZS50
aW1pbmdzID0gJmRlZmF1bHRfdGMzNTg3NjhfdGltaW5nczsKPiArCXByaXYtPmJyaWRnZS5vZl9u
b2RlID0gbnA7Cj4gKwo+ICsJaTJjX3NldF9jbGllbnRkYXRhKGNsaWVudCwgcHJpdik7Cj4gKwo+
ICsJcmV0ID0gbWlwaV9kc2lfaG9zdF9yZWdpc3RlcigmcHJpdi0+ZHNpX2hvc3QpOwo+ICsJaWYg
KHJldCkKPiArCQlyZXR1cm4gcmV0Owo+ICsKPiArCXJldHVybiAwOwo+ICt9Cj4gKwo+ICtzdGF0
aWMgaW50IHRjMzU4NzY4X2kyY19yZW1vdmUoc3RydWN0IGkyY19jbGllbnQgKmNsaWVudCkKPiAr
ewo+ICsJc3RydWN0IHRjMzU4NzY4X3ByaXYgKnByaXYgPSBpMmNfZ2V0X2NsaWVudGRhdGEoY2xp
ZW50KTsKPiArCj4gKwltaXBpX2RzaV9ob3N0X3VucmVnaXN0ZXIoJnByaXYtPmRzaV9ob3N0KTsK
PiArCj4gKwlyZXR1cm4gMDsKPiArfQo+ICsKPiArc3RhdGljIHN0cnVjdCBpMmNfZHJpdmVyIHRj
MzU4NzY4X2RyaXZlciA9IHsKPiArCS5kcml2ZXIgPSB7Cj4gKwkJLm5hbWUgPSAidGMzNTg3Njgi
LAo+ICsJCS5vZl9tYXRjaF90YWJsZSA9IHRjMzU4NzY4X29mX2lkcywKPiArCX0sCj4gKwkuaWRf
dGFibGUgPSB0YzM1ODc2OF9pMmNfaWRzLAo+ICsJLnByb2JlID0gdGMzNTg3NjhfaTJjX3Byb2Jl
LAo+ICsJLnJlbW92ZQk9IHRjMzU4NzY4X2kyY19yZW1vdmUsCj4gK307Cj4gK21vZHVsZV9pMmNf
ZHJpdmVyKHRjMzU4NzY4X2RyaXZlcik7Cj4gKwo+ICtNT0RVTEVfQVVUSE9SKCJQZXRlciBVamZh
bHVzaSA8cGV0ZXIudWpmYWx1c2lAdGkuY29tPiIpOwo+ICtNT0RVTEVfREVTQ1JJUFRJT04oIlRD
MzU4NzY4QVhCRy9UQzM1ODc3OFhCRyBEU0kgYnJpZGdlIik7Cj4gK01PRFVMRV9MSUNFTlNFKCJH
UEwgdjIiKTsKCgpfX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19f
XwpkcmktZGV2ZWwgbWFpbGluZyBsaXN0CmRyaS1kZXZlbEBsaXN0cy5mcmVlZGVza3RvcC5vcmcK
aHR0cHM6Ly9saXN0cy5mcmVlZGVza3RvcC5vcmcvbWFpbG1hbi9saXN0aW5mby9kcmktZGV2ZWwK