From mboxrd@z Thu Jan 1 00:00:00 1970 From: Vidya Sagar Subject: Re: [PATCH 2/6] dt-bindings: PCI: tegra: Add DT support for PCIe EP nodes in Tegra194 Date: Thu, 5 Dec 2019 15:27:55 +0530 Message-ID: <39619170-117d-2504-4816-ff40c398ec36@nvidia.com> References: <20191122104505.8986-1-vidyas@nvidia.com> <20191122104505.8986-3-vidyas@nvidia.com> <20191122131931.GB1315704@ulmo> <8fbdda8e-84af-576c-e240-61c381c85a8f@nvidia.com> <20191125073359.GD1409040@ulmo> Mime-Version: 1.0 Content-Type: text/plain; charset="utf-8"; format=flowed Content-Transfer-Encoding: quoted-printable Return-path: In-Reply-To: Content-Language: en-US Sender: linux-kernel-owner@vger.kernel.org To: Rob Herring Cc: Gustavo Pimentel , Thierry Reding , Jingoo Han , "lorenzo.pieralisi@arm.com" , "bhelgaas@google.com" , "jonathanh@nvidia.com" , "andrew.murray@arm.com" , "kishon@ti.com" , "linux-pci@vger.kernel.org" , "devicetree@vger.kernel.org" , "linux-tegra@vger.kernel.org" , "linux-kernel@vger.kernel.org" , "linux-arm-kernel@lists.infradead.org" , "kthota@nvidia.com" , "mmaddireddy@nvidia.com" List-Id: linux-tegra@vger.kernel.org On 11/29/2019 6:56 PM, Vidya Sagar wrote: Rob, Can you please update your comments on this? Thanks, Vidya Sagar > On 11/25/2019 5:22 PM, Gustavo Pimentel wrote: >> On Mon, Nov 25, 2019 at 7:33:59, Thierry Reding >> wrote: >> >>> On Mon, Nov 25, 2019 at 12:53:42PM +0530, Vidya Sagar wrote: >>>> On 11/22/2019 6:49 PM, Thierry Reding wrote: >>>>> On Fri, Nov 22, 2019 at 04:15:01PM +0530, Vidya Sagar wrote: >>>>>> Add support for PCIe controllers that can operate in endpoint mode >>>>>> in Tegra194. >>>>>> >>>>>> Signed-off-by: Vidya Sagar >>>>>> --- >>>>>> =C2=A0=C2=A0 .../bindings/pci/nvidia,tegra194-pcie-ep.txt=C2=A0 | 13= 8 ++++++++++++++++++ >>>>>> =C2=A0=C2=A0 1 file changed, 138 insertions(+) >>>>>> =C2=A0=C2=A0 create mode 100644 Documentation/devicetree/bindings/pc= i/nvidia,tegra194-pcie-ep.txt >>>>> >>>>> The vast majority of this is a duplication of the host mode device tr= ee >>>>> bindings. I think it'd be best to combine both and only highlight whe= re >>>>> both modes differ. >>>>> >>>>> The designware-pcie.txt binding does something similar. >>>> Ok. I'll merge this into the host mode bindings file and in that diffe= rentiate between >>>> root mode and endpoint mode. >>>> >>>>> >>>>>> diff --git a/Documentation/devicetree/bindings/pci/nvidia,tegra194-p= cie-ep.txt b/Documentation/devicetree/bindings/pci/nvidia,tegra194-pcie-ep.= txt >>>>>> new file mode 100644 >>>>>> index 000000000000..4676ccf7dfa5 >>>>>> --- /dev/null >>>>>> +++ b/Documentation/devicetree/bindings/pci/nvidia,tegra194-pcie-ep.= txt >>>>>> @@ -0,0 +1,138 @@ >>>>>> +NVIDIA Tegra PCIe Endpoint mode controller (Synopsys DesignWare Cor= e based) >>>>>> + >>>>>> +Some of the PCIe controllers which are based on Synopsys DesignWare= PCIe IP >>>>>> +are dual mode i.e. they can work in root port mode or endpoint mode= but one >>>>>> + at a time. Since they are based on DesignWare IP, they inherit all= the common >>>>>> +properties defined in designware-pcie.txt. >>>>>> + >>>>>> +Required properties: >>>>>> +- compatible: For Tegra19x, must contain "nvidia,tegra194-pcie". >>>>> >>>>> The device tree snippets that you added have "nvidia,tegra194-pcie-ep= " >>>>> for EP mode controllers. So either this is wrong or the DTS files are >>>>> wrong. >>>> DTS file are correct. This is a mistake in this file. I'll correct thi= s. >>>> >>>>> >>>>> This device tree binding describes the exact same hardware, so I don'= t >>>>> think we necessarily need two different compatible strings. It's fair= ly >>>>> easy to distinguish between which mode to run in by looking at which >>>>> properties exist. EP mode for example is the only one that uses the >>>>> "addr_space" reg entry. >>>>> >>>>> Rob, do you know why a different compatible string was chosen for the= EP >>>>> mode? Looking at the driver, there are only a handful of differences = in >>>>> the programming, but most of the driver remains identical. An extra D= T >>>>> compatible string seems a bit exaggerated since it suggests that this= is >>>>> actually different hardware, where it clearly isn't. >>>> Since all other implementations have done it this way, I just followed= to be in sync >>>> with them. Even I would also like to hear from Rob on the rationale be= hind this. > Rob, Could you please update on this? >=20 >>>> >>>>> >>>>>> +=C2=A0 Tegra194: Only C0, C4 & C5 controllers are dual mode control= lers. >>>>>> +- power-domains: A phandle to the node that controls power to the r= espective >>>>>> +=C2=A0 PCIe controller and a specifier name for the PCIe controller= . Following are >>>>>> +=C2=A0 the specifiers for the different PCIe controllers >>>>>> +=C2=A0=C2=A0=C2=A0 TEGRA194_POWER_DOMAIN_PCIEX8B: C0 >>>>>> +=C2=A0=C2=A0=C2=A0 TEGRA194_POWER_DOMAIN_PCIEX4A: C4 >>>>>> +=C2=A0=C2=A0=C2=A0 TEGRA194_POWER_DOMAIN_PCIEX8A: C5 >>>>>> +=C2=A0 these specifiers are defined in >>>>>> +=C2=A0 "include/dt-bindings/power/tegra194-powergate.h" file. >>>>>> +- reg: A list of physical base address and length pairs for each se= t of >>>>>> +=C2=A0 controller registers. Must contain an entry for each entry i= n the reg-names >>>>>> +=C2=A0 property. >>>>>> +- reg-names: Must include the following entries: >>>>>> +=C2=A0 "appl": Controller's application logic registers >>>>>> +=C2=A0 "atu_dma": iATU and DMA registers. This is where the iATU (i= nternal Address >>>>>> +=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0= =C2=A0 Translation Unit) registers of the PCIe core are made available >>>>>> +=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0= =C2=A0 for SW access. >>>>>> +=C2=A0 "dbi": The aperture where root port's own configuration regi= sters are >>>>>> +=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0 available >>>>>> +=C2=A0 "addr_space": Used to map remote RC address space >>>>>> +- interrupts: A list of interrupt outputs of the controller. Must c= ontain an >>>>>> +=C2=A0 entry for each entry in the interrupt-names property. >>>>>> +- interrupt-names: Must include the following entry: >>>>>> +=C2=A0 "intr": The Tegra interrupt that is asserted for controller = interrupts >>>>>> +- clocks: Must contain an entry for each entry in clock-names. >>>>>> +=C2=A0 See ../clocks/clock-bindings.txt for details. >>>>>> +- clock-names: Must include the following entries: >>>>>> +=C2=A0 - core >>>>>> +- resets: Must contain an entry for each entry in reset-names. >>>>>> +=C2=A0 See ../reset/reset.txt for details. >>>>>> +- reset-names: Must include the following entries: >>>>>> +=C2=A0 - apb >>>>>> +=C2=A0 - core >>>>>> +- phys: Must contain a phandle to P2U PHY for each entry in phy-nam= es. >>>>>> +- phy-names: Must include an entry for each active lane. >>>>>> +=C2=A0 "p2u-N": where N ranges from 0 to one less than the total nu= mber of lanes >>>>>> +- nvidia,bpmp: Must contain a pair of phandle to BPMP controller no= de followed >>>>>> +=C2=A0 by controller-id. Following are the controller ids for each = controller. >>>>>> +=C2=A0=C2=A0=C2=A0 0: C0 >>>>>> +=C2=A0=C2=A0=C2=A0 4: C4 >>>>>> +=C2=A0=C2=A0=C2=A0 5: C5 >>>>>> +- vddio-pex-ctl-supply: Regulator supply for PCIe side band signals >>>>>> +- nvidia,pex-rst-gpio: Must contain a phandle to a GPIO controller = followed by >>>>>> +=C2=A0 GPIO that is being used as PERST signal >>>>> >>>>> Why is this NVIDIA specific? Do other instantiations of the DW IP not >>>>> also need a means to define which GPIO is the reset? >>>> I'm not sure. At least I didn't find anything like this in other imple= mentations. >>>> My understanding is that, controller handles assert/de-assert on the P= ERST line >>>> automatically without SW intervention. I think it is for the same reas= on that other >>>> implementations don't wait for the REFCLK to flow in from host to conf= igure the IP. >>>> I think they just use some internal clock for the configuration and sw= itch to >>>> running the core based on REFCLK as and when it is available >>>> (i.e. whenever a de-assert is perceived on PERST line by the controlle= r) >>> >>> That would be somewhat surprising, though. The IP used in Tegra must be >>> pretty close to the IP used in other SoCs, and the code that we need in >>> pex_ep_event_pex_rst_{assert,deassert}() is pretty significant. Why the >>> other instantiations wouldn't need something similar seems unlikely to >>> me. >>> >>> Perhaps Jingoo or Gustavo can shed some light on this. >> >> On my current FPGA prototyping solution, I don't need to control the >> PERST line and it's very likely that I don't even have access to control >> it. I guess due to some particularity of my solution, the HW team >> probably has decided to wire it up directly for some unknown reason to >> me. >> >> However, It seems to me that exynos, imx6, keystone, meson, al, histb, >> kirin, and qcom drivers controls the PERST line in spite of others drive= r >> that doesn't do it like in my prototype solution. >> In the end I'd says that depends of how the IP solution of design by the >> HW team. >> >> Gustavo >> >>> >>> Thierry >>> >>>> >>>>> >>>>>> + >>>>>> +Optional properties: >>>>>> +- pinctrl-names: A list of pinctrl state names. >>>>>> +=C2=A0 It is mandatory for C5 controller and optional for other con= trollers. >>>>>> +=C2=A0 - "default": Configures PCIe I/O for proper operation. >>>>>> +- pinctrl-0: phandle for the 'default' state of pin configuration. >>>>>> +=C2=A0 It is mandatory for C5 controller and optional for other con= trollers. >>>>>> +- supports-clkreq: Refer to Documentation/devicetree/bindings/pci/p= ci.txt >>>>>> +- nvidia,update-fc-fixup: This is a boolean property and needs to b= e present to >>>>>> +=C2=A0=C2=A0=C2=A0 improve performance when a platform is designed = in such a way that it >>>>>> +=C2=A0=C2=A0=C2=A0 satisfies at least one of the following conditio= ns thereby enabling root >>>>>> +=C2=A0=C2=A0=C2=A0 port to exchange optimum number of FC (Flow Cont= rol) credits with >>>>>> +=C2=A0=C2=A0=C2=A0 downstream devices >>>>>> +=C2=A0=C2=A0=C2=A0 1. If C0/C4/C5 run at x1/x2 link widths (irrespe= ctive of speed and MPS) >>>>>> +=C2=A0=C2=A0=C2=A0 2. If C0/C4/C5 operate at their respective max l= ink widths and >>>>>> +=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0 a) speed is Gen-2 and MPS is 2= 56B >>>>>> +=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0 b) speed is >=3D Gen-3 with an= y MPS >>>>>> +- nvidia,aspm-cmrt-us: Common Mode Restore Time for proper operatio= n of ASPM >>>>>> +=C2=A0=C2=A0 to be specified in microseconds >>>>>> +- nvidia,aspm-pwr-on-t-us: Power On time for proper operation of AS= PM to be >>>>>> +=C2=A0=C2=A0 specified in microseconds >>>>>> +- nvidia,aspm-l0s-entrance-latency-us: ASPM L0s entrance latency to= be >>>>>> +=C2=A0=C2=A0 specified in microseconds >>>>>> + >>>>>> +NOTE:- On Tegra194's P2972-0000 platform, only C5 controller can be= enabled to >>>>>> +operate in the endpoint mode because of the way the platform is des= igned. >>>>>> +There is a mux that needs to be programmed to let the REFCLK from t= he host to >>>>>> +flow into C5 controller when it operates in the endpoint mode. This= mux is >>>>>> +controlled by the GPIO (AA, 5) and it needs to be driven 'high'. Fo= r this to >>>>>> +happen, set status of "pex-refclk-sel-high" node under "gpio@c2f000= 0" node to >>>>>> +'okay'. >>>>>> +=C2=A0=C2=A0=C2=A0 When any dual mode controller is made to operate= in the endpoint mode, >>>>>> +please make sure that its respective root port node's status is set= to >>>>>> +'disabled'. >>>>> >>>>> This seems very brittle to me. There's no good way how we can detect >>>>> such misconfigurations. If instead we only have one node describing t= he >>>>> hardware fully, the chances of configuring things wrong (by for examp= le >>>>> enabling both the host and EP mode device tree nodes) can be reduced. >>>>> >>>>> So I think instead of duplicating all of the device tree content to h= ave >>>>> both a host and an EP node for each controller, it'd be better to jus= t >>>>> have a single node and let the device tree bindings specify which >>>>> changes to apply to switch into EP mode. >>>>> >>>>> For example, there should be nothing wrong with specifying some of th= e >>>>> EP-only properties (like num-ib-windows and num-ob-windows) all the t= ime >>>>> and only use them when we actually run in EP mode. >>>>> >>>>> As I mentioned earlier, there are a couple of easy ways to distinguis= h >>>>> the modes. The presence of the "addr_space" reg entry is one example, >>>>> but we could also key off the nvidia,pex-rst-gpio property, since tha= t >>>>> (presumably) wouldn't be needed for host mode. >>>>> >>>>> That way we can just add default, host mode entries to tegra194.dtsi = and >>>>> whenever somebody wants to enable EP mode, they can just override the >>>>> node in the board-level DTS file, like so: >>>>> >>>>> =C2=A0=C2=A0=C2=A0=C2=A0pcie@141a0000 { >>>>> =C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0 reg =3D <0x00 0x141a0000 0= x0 0x00020000=C2=A0=C2=A0 /* appl registers (128K)=C2=A0=C2=A0=C2=A0=C2=A0= =C2=A0 */ >>>>> =C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2= =A0=C2=A0=C2=A0 0x00 0x3a040000 0x0 0x00040000=C2=A0=C2=A0 /* iATU_DMA reg = space (256K)=C2=A0 */ >>>>> =C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2= =A0=C2=A0=C2=A0 0x00 0x3a080000 0x0 0x00040000=C2=A0=C2=A0 /* DBI reg space= (256K)=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0 */ >>>>> =C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2= =A0=C2=A0=C2=A0 0x1c 0x00000000 0x4 0x00000000>; /* Address Space (16G)=C2= =A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0 */ >>>>> =C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0 reg-names =3D "appl", "atu= _dma", "dbi", "addr_space"; >>>>> >>>>> =C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0 nvidia,pex-rst-gpio =3D <&= gpio TEGRA194_MAIN_GPIO(GG, 1) GPIO_ACTIVE_LOW>; >>>>> =C2=A0=C2=A0=C2=A0=C2=A0}; >>>>> >>>>> Thierry >>>> I like it and fine with making these modifications also but would like= to hear from Rob >>>> also on this. >>>> >>>> - Vidya Sagar >>>>> >>>>>> + >>>>>> +Examples: >>>>>> +=3D=3D=3D=3D=3D=3D=3D=3D=3D >>>>>> + >>>>>> +Tegra194: >>>>>> +-------- >>>>>> + >>>>>> +=C2=A0=C2=A0=C2=A0 pcie_ep@141a0000 { >>>>>> +=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0 compatible =3D "nvidia,t= egra194-pcie-ep", "snps,dw-pcie-ep"; >>>>>> +=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0 power-domains =3D <&bpmp= TEGRA194_POWER_DOMAIN_PCIEX8A>; >>>>>> +=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0 reg =3D <0x00 0x141a0000= 0x0 0x00020000=C2=A0=C2=A0 /* appl registers (128K)=C2=A0=C2=A0=C2=A0=C2= =A0=C2=A0 */ >>>>>> +=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0= =C2=A0=C2=A0=C2=A0 0x00 0x3a040000 0x0 0x00040000=C2=A0=C2=A0 /* iATU_DMA r= eg space (256K)=C2=A0 */ >>>>>> +=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0= =C2=A0=C2=A0=C2=A0 0x00 0x3a080000 0x0 0x00040000=C2=A0=C2=A0 /* DBI reg sp= ace (256K)=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0 */ >>>>>> +=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0= =C2=A0=C2=A0=C2=A0 0x1c 0x00000000 0x4 0x00000000>; /* Address Space (16G)= =C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0 */ >>>>>> +=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0 reg-names =3D "appl", "a= tu_dma", "dbi", "addr_space"; >>>>>> + >>>>>> +=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0 num-lanes =3D <8>; >>>>>> +=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0 num-ib-windows =3D <2>; >>>>>> +=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0 num-ob-windows =3D <8>; >>>>>> + >>>>>> +=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0 pinctrl-names =3D "defau= lt"; >>>>>> +=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0 pinctrl-0 =3D <&clkreq_c= 5_bi_dir_state>; >>>>>> + >>>>>> +=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0 clocks =3D <&bpmp TEGRA1= 94_CLK_PEX1_CORE_5>; >>>>>> +=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0 clock-names =3D "core"; >>>>>> + >>>>>> +=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0 resets =3D <&bpmp TEGRA1= 94_RESET_PEX1_CORE_5_APB>, >>>>>> +=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0= =C2=A0 <&bpmp TEGRA194_RESET_PEX1_CORE_5>; >>>>>> +=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0 reset-names =3D "apb", "= core"; >>>>>> + >>>>>> +=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0 interrupts =3D ;=C2=A0=C2=A0=C2=A0 /* controller interrupt */ >>>>>> +=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0 interrupt-names =3D "int= r"; >>>>>> + >>>>>> +=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0 nvidia,bpmp =3D <&bpmp 5= >; >>>>>> + >>>>>> +=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0 nvidia,aspm-cmrt-us =3D = <60>; >>>>>> +=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0 nvidia,aspm-pwr-on-t-us = =3D <20>; >>>>>> +=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0 nvidia,aspm-l0s-entrance= -latency-us =3D <3>; >>>>>> + >>>>>> +=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0 vddio-pex-ctl-supply =3D= <&vdd_1v8ao>; >>>>>> + >>>>>> +=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0 nvidia,pex-rst-gpio =3D = <&gpio TEGRA194_MAIN_GPIO(GG, 1) >>>>>> +=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0= =C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0 GPIO_ACTIVE_LOW>; >>>>>> + >>>>>> +=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0 phys =3D <&p2u_nvhs_0>, = <&p2u_nvhs_1>, <&p2u_nvhs_2>, >>>>>> +=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0= =C2=A0=C2=A0=C2=A0 <&p2u_nvhs_3>, <&p2u_nvhs_4>, <&p2u_nvhs_5>, >>>>>> +=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0= =C2=A0=C2=A0=C2=A0 <&p2u_nvhs_6>, <&p2u_nvhs_7>; >>>>>> + >>>>>> +=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0 phy-names =3D "p2u-0", "= p2u-1", "p2u-2", "p2u-3", "p2u-4", >>>>>> +=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0= =C2=A0=C2=A0=C2=A0=C2=A0 "p2u-5", "p2u-6", "p2u-7"; >>>>>> +=C2=A0=C2=A0=C2=A0 }; >>>>>> --=20 >>>>>> 2.17.1 >>>>>> >>>> >> >> >=20 From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-8.4 required=3.0 tests=DKIMWL_WL_HIGH,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,HEADER_FROM_DIFFERENT_DOMAINS,INCLUDES_PATCH, MAILING_LIST_MULTI,SIGNED_OFF_BY,SPF_HELO_NONE,SPF_PASS,USER_AGENT_SANE_1 autolearn=unavailable autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id 49BB8C2BD09 for ; Thu, 5 Dec 2019 09:58:09 +0000 (UTC) Received: from vger.kernel.org (vger.kernel.org [209.132.180.67]) by mail.kernel.org (Postfix) with ESMTP id 02CAB24656 for ; Thu, 5 Dec 2019 09:58:09 +0000 (UTC) Authentication-Results: mail.kernel.org; dkim=pass (2048-bit key) header.d=nvidia.com header.i=@nvidia.com header.b="SuOnMkXQ" Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1729160AbfLEJ6I (ORCPT ); Thu, 5 Dec 2019 04:58:08 -0500 Received: from hqnvemgate24.nvidia.com ([216.228.121.143]:6176 "EHLO hqnvemgate24.nvidia.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1728955AbfLEJ6H (ORCPT ); Thu, 5 Dec 2019 04:58:07 -0500 Received: from hqpgpgate101.nvidia.com (Not Verified[216.228.121.13]) by hqnvemgate24.nvidia.com (using TLS: TLSv1.2, DES-CBC3-SHA) id ; Thu, 05 Dec 2019 01:57:49 -0800 Received: from hqmail.nvidia.com ([172.20.161.6]) by hqpgpgate101.nvidia.com (PGP Universal service); Thu, 05 Dec 2019 01:58:05 -0800 X-PGP-Universal: processed; by hqpgpgate101.nvidia.com on Thu, 05 Dec 2019 01:58:05 -0800 Received: from DRHQMAIL107.nvidia.com (10.27.9.16) by HQMAIL105.nvidia.com (172.20.187.12) with Microsoft SMTP Server (TLS) id 15.0.1473.3; Thu, 5 Dec 2019 09:58:04 +0000 Received: from [10.25.73.84] (10.124.1.5) by DRHQMAIL107.nvidia.com (10.27.9.16) with Microsoft SMTP Server (TLS) id 15.0.1473.3; Thu, 5 Dec 2019 09:57:59 +0000 Subject: Re: [PATCH 2/6] dt-bindings: PCI: tegra: Add DT support for PCIe EP nodes in Tegra194 From: Vidya Sagar To: Rob Herring CC: Gustavo Pimentel , Thierry Reding , Jingoo Han , "lorenzo.pieralisi@arm.com" , "bhelgaas@google.com" , "jonathanh@nvidia.com" , "andrew.murray@arm.com" , "kishon@ti.com" , "linux-pci@vger.kernel.org" , "devicetree@vger.kernel.org" , "linux-tegra@vger.kernel.org" , "linux-kernel@vger.kernel.org" , "linux-arm-kernel@lists.infradead.org" , "kthota@nvidia.com" , "mmaddireddy@nvidia.com" , "sagar.tv@gmail.com" References: <20191122104505.8986-1-vidyas@nvidia.com> <20191122104505.8986-3-vidyas@nvidia.com> <20191122131931.GB1315704@ulmo> <8fbdda8e-84af-576c-e240-61c381c85a8f@nvidia.com> <20191125073359.GD1409040@ulmo> X-Nvconfidentiality: public Message-ID: <39619170-117d-2504-4816-ff40c398ec36@nvidia.com> Date: Thu, 5 Dec 2019 15:27:55 +0530 User-Agent: Mozilla/5.0 (Windows NT 10.0; WOW64; rv:68.0) Gecko/20100101 Thunderbird/68.2.2 MIME-Version: 1.0 In-Reply-To: X-Originating-IP: [10.124.1.5] X-ClientProxiedBy: HQMAIL111.nvidia.com (172.20.187.18) To DRHQMAIL107.nvidia.com (10.27.9.16) Content-Type: text/plain; charset="utf-8"; format=flowed Content-Language: en-US Content-Transfer-Encoding: quoted-printable DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=nvidia.com; s=n1; t=1575539869; bh=AW82+JLzOUNe9WDEexBN1WZ5qLWqQXJ11zyeLMODOYI=; h=X-PGP-Universal:Subject:From:To:CC:References:X-Nvconfidentiality: Message-ID:Date:User-Agent:MIME-Version:In-Reply-To: X-Originating-IP:X-ClientProxiedBy:Content-Type:Content-Language: Content-Transfer-Encoding; b=SuOnMkXQXv67GD6C7t0Wg9+G6ZfjiB4l/UQPj+SPAb+jNayBW3EqA9uK79yFI8ZpC b2lAxdUZeLdkwI/6DNrOMCJZUQD6smqoxM9IVTVWiayc7lEAxrnSnj865B5iWNTM5A WTK/l9oTTy6FVMWGeGNEr/9dym19N515tbd60Xc7aw5D8mx12WcfXQefqhGR9CX+VC UY3LwD+6uAxKhRg5Cxi3bq61lTMNIB3uLZMymjZtYq/tUb+6wgu3G1mbxcDK5ReZqe /uSWHGnQS76b3l/u5S9dZxQG4X7rGGo620OYwBO3ObUkmuRmQYm5DIMV2ZoP+rGVeH 3meBiagqLemqw== Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On 11/29/2019 6:56 PM, Vidya Sagar wrote: Rob, Can you please update your comments on this? Thanks, Vidya Sagar > On 11/25/2019 5:22 PM, Gustavo Pimentel wrote: >> On Mon, Nov 25, 2019 at 7:33:59, Thierry Reding >> wrote: >> >>> On Mon, Nov 25, 2019 at 12:53:42PM +0530, Vidya Sagar wrote: >>>> On 11/22/2019 6:49 PM, Thierry Reding wrote: >>>>> On Fri, Nov 22, 2019 at 04:15:01PM +0530, Vidya Sagar wrote: >>>>>> Add support for PCIe controllers that can operate in endpoint mode >>>>>> in Tegra194. >>>>>> >>>>>> Signed-off-by: Vidya Sagar >>>>>> --- >>>>>> =C2=A0=C2=A0 .../bindings/pci/nvidia,tegra194-pcie-ep.txt=C2=A0 | 13= 8 ++++++++++++++++++ >>>>>> =C2=A0=C2=A0 1 file changed, 138 insertions(+) >>>>>> =C2=A0=C2=A0 create mode 100644 Documentation/devicetree/bindings/pc= i/nvidia,tegra194-pcie-ep.txt >>>>> >>>>> The vast majority of this is a duplication of the host mode device tr= ee >>>>> bindings. I think it'd be best to combine both and only highlight whe= re >>>>> both modes differ. >>>>> >>>>> The designware-pcie.txt binding does something similar. >>>> Ok. I'll merge this into the host mode bindings file and in that diffe= rentiate between >>>> root mode and endpoint mode. >>>> >>>>> >>>>>> diff --git a/Documentation/devicetree/bindings/pci/nvidia,tegra194-p= cie-ep.txt b/Documentation/devicetree/bindings/pci/nvidia,tegra194-pcie-ep.= txt >>>>>> new file mode 100644 >>>>>> index 000000000000..4676ccf7dfa5 >>>>>> --- /dev/null >>>>>> +++ b/Documentation/devicetree/bindings/pci/nvidia,tegra194-pcie-ep.= txt >>>>>> @@ -0,0 +1,138 @@ >>>>>> +NVIDIA Tegra PCIe Endpoint mode controller (Synopsys DesignWare Cor= e based) >>>>>> + >>>>>> +Some of the PCIe controllers which are based on Synopsys DesignWare= PCIe IP >>>>>> +are dual mode i.e. they can work in root port mode or endpoint mode= but one >>>>>> + at a time. Since they are based on DesignWare IP, they inherit all= the common >>>>>> +properties defined in designware-pcie.txt. >>>>>> + >>>>>> +Required properties: >>>>>> +- compatible: For Tegra19x, must contain "nvidia,tegra194-pcie". >>>>> >>>>> The device tree snippets that you added have "nvidia,tegra194-pcie-ep= " >>>>> for EP mode controllers. So either this is wrong or the DTS files are >>>>> wrong. >>>> DTS file are correct. This is a mistake in this file. I'll correct thi= s. >>>> >>>>> >>>>> This device tree binding describes the exact same hardware, so I don'= t >>>>> think we necessarily need two different compatible strings. It's fair= ly >>>>> easy to distinguish between which mode to run in by looking at which >>>>> properties exist. EP mode for example is the only one that uses the >>>>> "addr_space" reg entry. >>>>> >>>>> Rob, do you know why a different compatible string was chosen for the= EP >>>>> mode? Looking at the driver, there are only a handful of differences = in >>>>> the programming, but most of the driver remains identical. An extra D= T >>>>> compatible string seems a bit exaggerated since it suggests that this= is >>>>> actually different hardware, where it clearly isn't. >>>> Since all other implementations have done it this way, I just followed= to be in sync >>>> with them. Even I would also like to hear from Rob on the rationale be= hind this. > Rob, Could you please update on this? >=20 >>>> >>>>> >>>>>> +=C2=A0 Tegra194: Only C0, C4 & C5 controllers are dual mode control= lers. >>>>>> +- power-domains: A phandle to the node that controls power to the r= espective >>>>>> +=C2=A0 PCIe controller and a specifier name for the PCIe controller= . Following are >>>>>> +=C2=A0 the specifiers for the different PCIe controllers >>>>>> +=C2=A0=C2=A0=C2=A0 TEGRA194_POWER_DOMAIN_PCIEX8B: C0 >>>>>> +=C2=A0=C2=A0=C2=A0 TEGRA194_POWER_DOMAIN_PCIEX4A: C4 >>>>>> +=C2=A0=C2=A0=C2=A0 TEGRA194_POWER_DOMAIN_PCIEX8A: C5 >>>>>> +=C2=A0 these specifiers are defined in >>>>>> +=C2=A0 "include/dt-bindings/power/tegra194-powergate.h" file. >>>>>> +- reg: A list of physical base address and length pairs for each se= t of >>>>>> +=C2=A0 controller registers. Must contain an entry for each entry i= n the reg-names >>>>>> +=C2=A0 property. >>>>>> +- reg-names: Must include the following entries: >>>>>> +=C2=A0 "appl": Controller's application logic registers >>>>>> +=C2=A0 "atu_dma": iATU and DMA registers. This is where the iATU (i= nternal Address >>>>>> +=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0= =C2=A0 Translation Unit) registers of the PCIe core are made available >>>>>> +=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0= =C2=A0 for SW access. >>>>>> +=C2=A0 "dbi": The aperture where root port's own configuration regi= sters are >>>>>> +=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0 available >>>>>> +=C2=A0 "addr_space": Used to map remote RC address space >>>>>> +- interrupts: A list of interrupt outputs of the controller. Must c= ontain an >>>>>> +=C2=A0 entry for each entry in the interrupt-names property. >>>>>> +- interrupt-names: Must include the following entry: >>>>>> +=C2=A0 "intr": The Tegra interrupt that is asserted for controller = interrupts >>>>>> +- clocks: Must contain an entry for each entry in clock-names. >>>>>> +=C2=A0 See ../clocks/clock-bindings.txt for details. >>>>>> +- clock-names: Must include the following entries: >>>>>> +=C2=A0 - core >>>>>> +- resets: Must contain an entry for each entry in reset-names. >>>>>> +=C2=A0 See ../reset/reset.txt for details. >>>>>> +- reset-names: Must include the following entries: >>>>>> +=C2=A0 - apb >>>>>> +=C2=A0 - core >>>>>> +- phys: Must contain a phandle to P2U PHY for each entry in phy-nam= es. >>>>>> +- phy-names: Must include an entry for each active lane. >>>>>> +=C2=A0 "p2u-N": where N ranges from 0 to one less than the total nu= mber of lanes >>>>>> +- nvidia,bpmp: Must contain a pair of phandle to BPMP controller no= de followed >>>>>> +=C2=A0 by controller-id. Following are the controller ids for each = controller. >>>>>> +=C2=A0=C2=A0=C2=A0 0: C0 >>>>>> +=C2=A0=C2=A0=C2=A0 4: C4 >>>>>> +=C2=A0=C2=A0=C2=A0 5: C5 >>>>>> +- vddio-pex-ctl-supply: Regulator supply for PCIe side band signals >>>>>> +- nvidia,pex-rst-gpio: Must contain a phandle to a GPIO controller = followed by >>>>>> +=C2=A0 GPIO that is being used as PERST signal >>>>> >>>>> Why is this NVIDIA specific? Do other instantiations of the DW IP not >>>>> also need a means to define which GPIO is the reset? >>>> I'm not sure. At least I didn't find anything like this in other imple= mentations. >>>> My understanding is that, controller handles assert/de-assert on the P= ERST line >>>> automatically without SW intervention. I think it is for the same reas= on that other >>>> implementations don't wait for the REFCLK to flow in from host to conf= igure the IP. >>>> I think they just use some internal clock for the configuration and sw= itch to >>>> running the core based on REFCLK as and when it is available >>>> (i.e. whenever a de-assert is perceived on PERST line by the controlle= r) >>> >>> That would be somewhat surprising, though. The IP used in Tegra must be >>> pretty close to the IP used in other SoCs, and the code that we need in >>> pex_ep_event_pex_rst_{assert,deassert}() is pretty significant. Why the >>> other instantiations wouldn't need something similar seems unlikely to >>> me. >>> >>> Perhaps Jingoo or Gustavo can shed some light on this. >> >> On my current FPGA prototyping solution, I don't need to control the >> PERST line and it's very likely that I don't even have access to control >> it. I guess due to some particularity of my solution, the HW team >> probably has decided to wire it up directly for some unknown reason to >> me. >> >> However, It seems to me that exynos, imx6, keystone, meson, al, histb, >> kirin, and qcom drivers controls the PERST line in spite of others drive= r >> that doesn't do it like in my prototype solution. >> In the end I'd says that depends of how the IP solution of design by the >> HW team. >> >> Gustavo >> >>> >>> Thierry >>> >>>> >>>>> >>>>>> + >>>>>> +Optional properties: >>>>>> +- pinctrl-names: A list of pinctrl state names. >>>>>> +=C2=A0 It is mandatory for C5 controller and optional for other con= trollers. >>>>>> +=C2=A0 - "default": Configures PCIe I/O for proper operation. >>>>>> +- pinctrl-0: phandle for the 'default' state of pin configuration. >>>>>> +=C2=A0 It is mandatory for C5 controller and optional for other con= trollers. >>>>>> +- supports-clkreq: Refer to Documentation/devicetree/bindings/pci/p= ci.txt >>>>>> +- nvidia,update-fc-fixup: This is a boolean property and needs to b= e present to >>>>>> +=C2=A0=C2=A0=C2=A0 improve performance when a platform is designed = in such a way that it >>>>>> +=C2=A0=C2=A0=C2=A0 satisfies at least one of the following conditio= ns thereby enabling root >>>>>> +=C2=A0=C2=A0=C2=A0 port to exchange optimum number of FC (Flow Cont= rol) credits with >>>>>> +=C2=A0=C2=A0=C2=A0 downstream devices >>>>>> +=C2=A0=C2=A0=C2=A0 1. If C0/C4/C5 run at x1/x2 link widths (irrespe= ctive of speed and MPS) >>>>>> +=C2=A0=C2=A0=C2=A0 2. If C0/C4/C5 operate at their respective max l= ink widths and >>>>>> +=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0 a) speed is Gen-2 and MPS is 2= 56B >>>>>> +=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0 b) speed is >=3D Gen-3 with an= y MPS >>>>>> +- nvidia,aspm-cmrt-us: Common Mode Restore Time for proper operatio= n of ASPM >>>>>> +=C2=A0=C2=A0 to be specified in microseconds >>>>>> +- nvidia,aspm-pwr-on-t-us: Power On time for proper operation of AS= PM to be >>>>>> +=C2=A0=C2=A0 specified in microseconds >>>>>> +- nvidia,aspm-l0s-entrance-latency-us: ASPM L0s entrance latency to= be >>>>>> +=C2=A0=C2=A0 specified in microseconds >>>>>> + >>>>>> +NOTE:- On Tegra194's P2972-0000 platform, only C5 controller can be= enabled to >>>>>> +operate in the endpoint mode because of the way the platform is des= igned. >>>>>> +There is a mux that needs to be programmed to let the REFCLK from t= he host to >>>>>> +flow into C5 controller when it operates in the endpoint mode. This= mux is >>>>>> +controlled by the GPIO (AA, 5) and it needs to be driven 'high'. Fo= r this to >>>>>> +happen, set status of "pex-refclk-sel-high" node under "gpio@c2f000= 0" node to >>>>>> +'okay'. >>>>>> +=C2=A0=C2=A0=C2=A0 When any dual mode controller is made to operate= in the endpoint mode, >>>>>> +please make sure that its respective root port node's status is set= to >>>>>> +'disabled'. >>>>> >>>>> This seems very brittle to me. There's no good way how we can detect >>>>> such misconfigurations. If instead we only have one node describing t= he >>>>> hardware fully, the chances of configuring things wrong (by for examp= le >>>>> enabling both the host and EP mode device tree nodes) can be reduced. >>>>> >>>>> So I think instead of duplicating all of the device tree content to h= ave >>>>> both a host and an EP node for each controller, it'd be better to jus= t >>>>> have a single node and let the device tree bindings specify which >>>>> changes to apply to switch into EP mode. >>>>> >>>>> For example, there should be nothing wrong with specifying some of th= e >>>>> EP-only properties (like num-ib-windows and num-ob-windows) all the t= ime >>>>> and only use them when we actually run in EP mode. >>>>> >>>>> As I mentioned earlier, there are a couple of easy ways to distinguis= h >>>>> the modes. The presence of the "addr_space" reg entry is one example, >>>>> but we could also key off the nvidia,pex-rst-gpio property, since tha= t >>>>> (presumably) wouldn't be needed for host mode. >>>>> >>>>> That way we can just add default, host mode entries to tegra194.dtsi = and >>>>> whenever somebody wants to enable EP mode, they can just override the >>>>> node in the board-level DTS file, like so: >>>>> >>>>> =C2=A0=C2=A0=C2=A0=C2=A0pcie@141a0000 { >>>>> =C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0 reg =3D <0x00 0x141a0000 0= x0 0x00020000=C2=A0=C2=A0 /* appl registers (128K)=C2=A0=C2=A0=C2=A0=C2=A0= =C2=A0 */ >>>>> =C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2= =A0=C2=A0=C2=A0 0x00 0x3a040000 0x0 0x00040000=C2=A0=C2=A0 /* iATU_DMA reg = space (256K)=C2=A0 */ >>>>> =C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2= =A0=C2=A0=C2=A0 0x00 0x3a080000 0x0 0x00040000=C2=A0=C2=A0 /* DBI reg space= (256K)=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0 */ >>>>> =C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2= =A0=C2=A0=C2=A0 0x1c 0x00000000 0x4 0x00000000>; /* Address Space (16G)=C2= =A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0 */ >>>>> =C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0 reg-names =3D "appl", "atu= _dma", "dbi", "addr_space"; >>>>> >>>>> =C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0 nvidia,pex-rst-gpio =3D <&= gpio TEGRA194_MAIN_GPIO(GG, 1) GPIO_ACTIVE_LOW>; >>>>> =C2=A0=C2=A0=C2=A0=C2=A0}; >>>>> >>>>> Thierry >>>> I like it and fine with making these modifications also but would like= to hear from Rob >>>> also on this. >>>> >>>> - Vidya Sagar >>>>> >>>>>> + >>>>>> +Examples: >>>>>> +=3D=3D=3D=3D=3D=3D=3D=3D=3D >>>>>> + >>>>>> +Tegra194: >>>>>> +-------- >>>>>> + >>>>>> +=C2=A0=C2=A0=C2=A0 pcie_ep@141a0000 { >>>>>> +=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0 compatible =3D "nvidia,t= egra194-pcie-ep", "snps,dw-pcie-ep"; >>>>>> +=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0 power-domains =3D <&bpmp= TEGRA194_POWER_DOMAIN_PCIEX8A>; >>>>>> +=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0 reg =3D <0x00 0x141a0000= 0x0 0x00020000=C2=A0=C2=A0 /* appl registers (128K)=C2=A0=C2=A0=C2=A0=C2= =A0=C2=A0 */ >>>>>> +=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0= =C2=A0=C2=A0=C2=A0 0x00 0x3a040000 0x0 0x00040000=C2=A0=C2=A0 /* iATU_DMA r= eg space (256K)=C2=A0 */ >>>>>> +=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0= =C2=A0=C2=A0=C2=A0 0x00 0x3a080000 0x0 0x00040000=C2=A0=C2=A0 /* DBI reg sp= ace (256K)=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0 */ >>>>>> +=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0= =C2=A0=C2=A0=C2=A0 0x1c 0x00000000 0x4 0x00000000>; /* Address Space (16G)= =C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0 */ >>>>>> +=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0 reg-names =3D "appl", "a= tu_dma", "dbi", "addr_space"; >>>>>> + >>>>>> +=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0 num-lanes =3D <8>; >>>>>> +=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0 num-ib-windows =3D <2>; >>>>>> +=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0 num-ob-windows =3D <8>; >>>>>> + >>>>>> +=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0 pinctrl-names =3D "defau= lt"; >>>>>> +=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0 pinctrl-0 =3D <&clkreq_c= 5_bi_dir_state>; >>>>>> + >>>>>> +=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0 clocks =3D <&bpmp TEGRA1= 94_CLK_PEX1_CORE_5>; >>>>>> +=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0 clock-names =3D "core"; >>>>>> + >>>>>> +=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0 resets =3D <&bpmp TEGRA1= 94_RESET_PEX1_CORE_5_APB>, >>>>>> +=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0= =C2=A0 <&bpmp TEGRA194_RESET_PEX1_CORE_5>; >>>>>> +=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0 reset-names =3D "apb", "= core"; >>>>>> + >>>>>> +=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0 interrupts =3D ;=C2=A0=C2=A0=C2=A0 /* controller interrupt */ >>>>>> +=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0 interrupt-names =3D "int= r"; >>>>>> + >>>>>> +=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0 nvidia,bpmp =3D <&bpmp 5= >; >>>>>> + >>>>>> +=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0 nvidia,aspm-cmrt-us =3D = <60>; >>>>>> +=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0 nvidia,aspm-pwr-on-t-us = =3D <20>; >>>>>> +=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0 nvidia,aspm-l0s-entrance= -latency-us =3D <3>; >>>>>> + >>>>>> +=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0 vddio-pex-ctl-supply =3D= <&vdd_1v8ao>; >>>>>> + >>>>>> +=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0 nvidia,pex-rst-gpio =3D = <&gpio TEGRA194_MAIN_GPIO(GG, 1) >>>>>> +=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0= =C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0 GPIO_ACTIVE_LOW>; >>>>>> + >>>>>> +=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0 phys =3D <&p2u_nvhs_0>, = <&p2u_nvhs_1>, <&p2u_nvhs_2>, >>>>>> +=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0= =C2=A0=C2=A0=C2=A0 <&p2u_nvhs_3>, <&p2u_nvhs_4>, <&p2u_nvhs_5>, >>>>>> +=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0= =C2=A0=C2=A0=C2=A0 <&p2u_nvhs_6>, <&p2u_nvhs_7>; >>>>>> + >>>>>> +=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0 phy-names =3D "p2u-0", "= p2u-1", "p2u-2", "p2u-3", "p2u-4", >>>>>> +=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0= =C2=A0=C2=A0=C2=A0=C2=A0 "p2u-5", "p2u-6", "p2u-7"; >>>>>> +=C2=A0=C2=A0=C2=A0 }; >>>>>> --=20 >>>>>> 2.17.1 >>>>>> >>>> >> >> >=20 From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-8.3 required=3.0 tests=DKIMWL_WL_HIGH,DKIM_SIGNED, DKIM_VALID,HEADER_FROM_DIFFERENT_DOMAINS,INCLUDES_PATCH,MAILING_LIST_MULTI, SIGNED_OFF_BY,SPF_HELO_NONE,SPF_PASS,USER_AGENT_SANE_1 autolearn=ham autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id 66DF9C43603 for ; Thu, 5 Dec 2019 09:59:25 +0000 (UTC) Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by mail.kernel.org (Postfix) with ESMTPS id 2FD8024651 for ; Thu, 5 Dec 2019 09:59:25 +0000 (UTC) Authentication-Results: mail.kernel.org; dkim=pass (2048-bit key) header.d=lists.infradead.org header.i=@lists.infradead.org header.b="jlDz6aGK"; dkim=fail reason="signature verification failed" (2048-bit key) header.d=nvidia.com header.i=@nvidia.com header.b="SuOnMkXQ" DMARC-Filter: OpenDMARC Filter v1.3.2 mail.kernel.org 2FD8024651 Authentication-Results: mail.kernel.org; dmarc=fail (p=none dis=none) header.from=nvidia.com Authentication-Results: mail.kernel.org; spf=none smtp.mailfrom=linux-arm-kernel-bounces+infradead-linux-arm-kernel=archiver.kernel.org@lists.infradead.org DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20170209; h=Sender:Content-Type: Content-Transfer-Encoding:Cc:List-Subscribe:List-Help:List-Post:List-Archive: List-Unsubscribe:List-Id:In-Reply-To:MIME-Version:Date:Message-ID:References: To:From:Subject:Reply-To:Content-ID:Content-Description:Resent-Date: Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID:List-Owner; bh=66hJy9qVFtZ10qiUh1RzePIagTgJGVvy+4hkdZMkR7c=; b=jlDz6aGKHjywOR2sBgGJixXKo tRERf7sHM0zeUECLhrH5C3u2l0HEly+y/4PFAHkk0x/9fXtTunqYP5k9HxlmEVLXmqiEWBWMXCQqO S9VdEqWKtt8T+ogjXss3q4BBbzA1mkUQCAJ0KDqNC84+8deP48kY7MPlH23UX4m/x6ukUKsBuRf+J otyo+fJ2yUI0OSIDuUTVGWTSlv6PxIrMwtlAyXjzIY9qOoH5m/n3eaCD4NlnstZQFaOyaLRTcGb5u 4xWKpzbIEmRz5hojThrwHFd+/AqehbxQYxwhfvhgME6ZBURjHaMdGYHXjwJyaRFwqpk9vY4r40HSn ZOchTrs+w==; Received: from localhost ([127.0.0.1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.92.3 #3 (Red Hat Linux)) id 1icnuu-0000qF-LZ; Thu, 05 Dec 2019 09:59:24 +0000 Received: from hqnvemgate24.nvidia.com ([216.228.121.143]) by bombadil.infradead.org with esmtps (Exim 4.92.3 #3 (Red Hat Linux)) id 1icnte-0008DW-B8 for linux-arm-kernel@lists.infradead.org; Thu, 05 Dec 2019 09:58:08 +0000 Received: from hqpgpgate101.nvidia.com (Not Verified[216.228.121.13]) by hqnvemgate24.nvidia.com (using TLS: TLSv1.2, DES-CBC3-SHA) id ; Thu, 05 Dec 2019 01:57:49 -0800 Received: from hqmail.nvidia.com ([172.20.161.6]) by hqpgpgate101.nvidia.com (PGP Universal service); Thu, 05 Dec 2019 01:58:05 -0800 X-PGP-Universal: processed; by hqpgpgate101.nvidia.com on Thu, 05 Dec 2019 01:58:05 -0800 Received: from DRHQMAIL107.nvidia.com (10.27.9.16) by HQMAIL105.nvidia.com (172.20.187.12) with Microsoft SMTP Server (TLS) id 15.0.1473.3; Thu, 5 Dec 2019 09:58:04 +0000 Received: from [10.25.73.84] (10.124.1.5) by DRHQMAIL107.nvidia.com (10.27.9.16) with Microsoft SMTP Server (TLS) id 15.0.1473.3; Thu, 5 Dec 2019 09:57:59 +0000 Subject: Re: [PATCH 2/6] dt-bindings: PCI: tegra: Add DT support for PCIe EP nodes in Tegra194 From: Vidya Sagar To: Rob Herring References: <20191122104505.8986-1-vidyas@nvidia.com> <20191122104505.8986-3-vidyas@nvidia.com> <20191122131931.GB1315704@ulmo> <8fbdda8e-84af-576c-e240-61c381c85a8f@nvidia.com> <20191125073359.GD1409040@ulmo> X-Nvconfidentiality: public Message-ID: <39619170-117d-2504-4816-ff40c398ec36@nvidia.com> Date: Thu, 5 Dec 2019 15:27:55 +0530 User-Agent: Mozilla/5.0 (Windows NT 10.0; WOW64; rv:68.0) Gecko/20100101 Thunderbird/68.2.2 MIME-Version: 1.0 In-Reply-To: X-Originating-IP: [10.124.1.5] X-ClientProxiedBy: HQMAIL111.nvidia.com (172.20.187.18) To DRHQMAIL107.nvidia.com (10.27.9.16) Content-Language: en-US DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=nvidia.com; s=n1; t=1575539869; bh=AW82+JLzOUNe9WDEexBN1WZ5qLWqQXJ11zyeLMODOYI=; h=X-PGP-Universal:Subject:From:To:CC:References:X-Nvconfidentiality: Message-ID:Date:User-Agent:MIME-Version:In-Reply-To: X-Originating-IP:X-ClientProxiedBy:Content-Type:Content-Language: Content-Transfer-Encoding; b=SuOnMkXQXv67GD6C7t0Wg9+G6ZfjiB4l/UQPj+SPAb+jNayBW3EqA9uK79yFI8ZpC b2lAxdUZeLdkwI/6DNrOMCJZUQD6smqoxM9IVTVWiayc7lEAxrnSnj865B5iWNTM5A WTK/l9oTTy6FVMWGeGNEr/9dym19N515tbd60Xc7aw5D8mx12WcfXQefqhGR9CX+VC UY3LwD+6uAxKhRg5Cxi3bq61lTMNIB3uLZMymjZtYq/tUb+6wgu3G1mbxcDK5ReZqe /uSWHGnQS76b3l/u5S9dZxQG4X7rGGo620OYwBO3ObUkmuRmQYm5DIMV2ZoP+rGVeH 3meBiagqLemqw== X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20191205_015806_461322_8D5D14D1 X-CRM114-Status: GOOD ( 23.98 ) X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: "devicetree@vger.kernel.org" , "lorenzo.pieralisi@arm.com" , "mmaddireddy@nvidia.com" , "kthota@nvidia.com" , Gustavo Pimentel , "linux-pci@vger.kernel.org" , "linux-kernel@vger.kernel.org" , "jonathanh@nvidia.com" , "linux-tegra@vger.kernel.org" , Thierry Reding , Jingoo Han , "bhelgaas@google.com" , "andrew.murray@arm.com" , "kishon@ti.com" , "linux-arm-kernel@lists.infradead.org" , "sagar.tv@gmail.com" Content-Transfer-Encoding: base64 Content-Type: text/plain; charset="utf-8"; Format="flowed" Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+infradead-linux-arm-kernel=archiver.kernel.org@lists.infradead.org T24gMTEvMjkvMjAxOSA2OjU2IFBNLCBWaWR5YSBTYWdhciB3cm90ZToKClJvYiwgQ2FuIHlvdSBw bGVhc2UgdXBkYXRlIHlvdXIgY29tbWVudHMgb24gdGhpcz8KClRoYW5rcywKVmlkeWEgU2FnYXIK Cj4gT24gMTEvMjUvMjAxOSA1OjIyIFBNLCBHdXN0YXZvIFBpbWVudGVsIHdyb3RlOgo+PiBPbiBN b24sIE5vdiAyNSwgMjAxOSBhdCA3OjMzOjU5LCBUaGllcnJ5IFJlZGluZwo+PiA8dGhpZXJyeS5y ZWRpbmdAZ21haWwuY29tPiB3cm90ZToKPj4KPj4+IE9uIE1vbiwgTm92IDI1LCAyMDE5IGF0IDEy OjUzOjQyUE0gKzA1MzAsIFZpZHlhIFNhZ2FyIHdyb3RlOgo+Pj4+IE9uIDExLzIyLzIwMTkgNjo0 OSBQTSwgVGhpZXJyeSBSZWRpbmcgd3JvdGU6Cj4+Pj4+IE9uIEZyaSwgTm92IDIyLCAyMDE5IGF0 IDA0OjE1OjAxUE0gKzA1MzAsIFZpZHlhIFNhZ2FyIHdyb3RlOgo+Pj4+Pj4gQWRkIHN1cHBvcnQg Zm9yIFBDSWUgY29udHJvbGxlcnMgdGhhdCBjYW4gb3BlcmF0ZSBpbiBlbmRwb2ludCBtb2RlCj4+ Pj4+PiBpbiBUZWdyYTE5NC4KPj4+Pj4+Cj4+Pj4+PiBTaWduZWQtb2ZmLWJ5OiBWaWR5YSBTYWdh ciA8dmlkeWFzQG52aWRpYS5jb20+Cj4+Pj4+PiAtLS0KPj4+Pj4+IMKgwqAgLi4uL2JpbmRpbmdz L3BjaS9udmlkaWEsdGVncmExOTQtcGNpZS1lcC50eHTCoCB8IDEzOCArKysrKysrKysrKysrKysr KysKPj4+Pj4+IMKgwqAgMSBmaWxlIGNoYW5nZWQsIDEzOCBpbnNlcnRpb25zKCspCj4+Pj4+PiDC oMKgIGNyZWF0ZSBtb2RlIDEwMDY0NCBEb2N1bWVudGF0aW9uL2RldmljZXRyZWUvYmluZGluZ3Mv cGNpL252aWRpYSx0ZWdyYTE5NC1wY2llLWVwLnR4dAo+Pj4+Pgo+Pj4+PiBUaGUgdmFzdCBtYWpv cml0eSBvZiB0aGlzIGlzIGEgZHVwbGljYXRpb24gb2YgdGhlIGhvc3QgbW9kZSBkZXZpY2UgdHJl ZQo+Pj4+PiBiaW5kaW5ncy4gSSB0aGluayBpdCdkIGJlIGJlc3QgdG8gY29tYmluZSBib3RoIGFu ZCBvbmx5IGhpZ2hsaWdodCB3aGVyZQo+Pj4+PiBib3RoIG1vZGVzIGRpZmZlci4KPj4+Pj4KPj4+ Pj4gVGhlIGRlc2lnbndhcmUtcGNpZS50eHQgYmluZGluZyBkb2VzIHNvbWV0aGluZyBzaW1pbGFy Lgo+Pj4+IE9rLiBJJ2xsIG1lcmdlIHRoaXMgaW50byB0aGUgaG9zdCBtb2RlIGJpbmRpbmdzIGZp bGUgYW5kIGluIHRoYXQgZGlmZmVyZW50aWF0ZSBiZXR3ZWVuCj4+Pj4gcm9vdCBtb2RlIGFuZCBl bmRwb2ludCBtb2RlLgo+Pj4+Cj4+Pj4+Cj4+Pj4+PiBkaWZmIC0tZ2l0IGEvRG9jdW1lbnRhdGlv bi9kZXZpY2V0cmVlL2JpbmRpbmdzL3BjaS9udmlkaWEsdGVncmExOTQtcGNpZS1lcC50eHQgYi9E b2N1bWVudGF0aW9uL2RldmljZXRyZWUvYmluZGluZ3MvcGNpL252aWRpYSx0ZWdyYTE5NC1wY2ll LWVwLnR4dAo+Pj4+Pj4gbmV3IGZpbGUgbW9kZSAxMDA2NDQKPj4+Pj4+IGluZGV4IDAwMDAwMDAw MDAwMC4uNDY3NmNjZjdkZmE1Cj4+Pj4+PiAtLS0gL2Rldi9udWxsCj4+Pj4+PiArKysgYi9Eb2N1 bWVudGF0aW9uL2RldmljZXRyZWUvYmluZGluZ3MvcGNpL252aWRpYSx0ZWdyYTE5NC1wY2llLWVw LnR4dAo+Pj4+Pj4gQEAgLTAsMCArMSwxMzggQEAKPj4+Pj4+ICtOVklESUEgVGVncmEgUENJZSBF bmRwb2ludCBtb2RlIGNvbnRyb2xsZXIgKFN5bm9wc3lzIERlc2lnbldhcmUgQ29yZSBiYXNlZCkK Pj4+Pj4+ICsKPj4+Pj4+ICtTb21lIG9mIHRoZSBQQ0llIGNvbnRyb2xsZXJzIHdoaWNoIGFyZSBi YXNlZCBvbiBTeW5vcHN5cyBEZXNpZ25XYXJlIFBDSWUgSVAKPj4+Pj4+ICthcmUgZHVhbCBtb2Rl IGkuZS4gdGhleSBjYW4gd29yayBpbiByb290IHBvcnQgbW9kZSBvciBlbmRwb2ludCBtb2RlIGJ1 dCBvbmUKPj4+Pj4+ICsgYXQgYSB0aW1lLiBTaW5jZSB0aGV5IGFyZSBiYXNlZCBvbiBEZXNpZ25X YXJlIElQLCB0aGV5IGluaGVyaXQgYWxsIHRoZSBjb21tb24KPj4+Pj4+ICtwcm9wZXJ0aWVzIGRl ZmluZWQgaW4gZGVzaWdud2FyZS1wY2llLnR4dC4KPj4+Pj4+ICsKPj4+Pj4+ICtSZXF1aXJlZCBw cm9wZXJ0aWVzOgo+Pj4+Pj4gKy0gY29tcGF0aWJsZTogRm9yIFRlZ3JhMTl4LCBtdXN0IGNvbnRh aW4gIm52aWRpYSx0ZWdyYTE5NC1wY2llIi4KPj4+Pj4KPj4+Pj4gVGhlIGRldmljZSB0cmVlIHNu aXBwZXRzIHRoYXQgeW91IGFkZGVkIGhhdmUgIm52aWRpYSx0ZWdyYTE5NC1wY2llLWVwIgo+Pj4+ PiBmb3IgRVAgbW9kZSBjb250cm9sbGVycy4gU28gZWl0aGVyIHRoaXMgaXMgd3Jvbmcgb3IgdGhl IERUUyBmaWxlcyBhcmUKPj4+Pj4gd3JvbmcuCj4+Pj4gRFRTIGZpbGUgYXJlIGNvcnJlY3QuIFRo aXMgaXMgYSBtaXN0YWtlIGluIHRoaXMgZmlsZS4gSSdsbCBjb3JyZWN0IHRoaXMuCj4+Pj4KPj4+ Pj4KPj4+Pj4gVGhpcyBkZXZpY2UgdHJlZSBiaW5kaW5nIGRlc2NyaWJlcyB0aGUgZXhhY3Qgc2Ft ZSBoYXJkd2FyZSwgc28gSSBkb24ndAo+Pj4+PiB0aGluayB3ZSBuZWNlc3NhcmlseSBuZWVkIHR3 byBkaWZmZXJlbnQgY29tcGF0aWJsZSBzdHJpbmdzLiBJdCdzIGZhaXJseQo+Pj4+PiBlYXN5IHRv IGRpc3Rpbmd1aXNoIGJldHdlZW4gd2hpY2ggbW9kZSB0byBydW4gaW4gYnkgbG9va2luZyBhdCB3 aGljaAo+Pj4+PiBwcm9wZXJ0aWVzIGV4aXN0LiBFUCBtb2RlIGZvciBleGFtcGxlIGlzIHRoZSBv bmx5IG9uZSB0aGF0IHVzZXMgdGhlCj4+Pj4+ICJhZGRyX3NwYWNlIiByZWcgZW50cnkuCj4+Pj4+ Cj4+Pj4+IFJvYiwgZG8geW91IGtub3cgd2h5IGEgZGlmZmVyZW50IGNvbXBhdGlibGUgc3RyaW5n IHdhcyBjaG9zZW4gZm9yIHRoZSBFUAo+Pj4+PiBtb2RlPyBMb29raW5nIGF0IHRoZSBkcml2ZXIs IHRoZXJlIGFyZSBvbmx5IGEgaGFuZGZ1bCBvZiBkaWZmZXJlbmNlcyBpbgo+Pj4+PiB0aGUgcHJv Z3JhbW1pbmcsIGJ1dCBtb3N0IG9mIHRoZSBkcml2ZXIgcmVtYWlucyBpZGVudGljYWwuIEFuIGV4 dHJhIERUCj4+Pj4+IGNvbXBhdGlibGUgc3RyaW5nIHNlZW1zIGEgYml0IGV4YWdnZXJhdGVkIHNp bmNlIGl0IHN1Z2dlc3RzIHRoYXQgdGhpcyBpcwo+Pj4+PiBhY3R1YWxseSBkaWZmZXJlbnQgaGFy ZHdhcmUsIHdoZXJlIGl0IGNsZWFybHkgaXNuJ3QuCj4+Pj4gU2luY2UgYWxsIG90aGVyIGltcGxl bWVudGF0aW9ucyBoYXZlIGRvbmUgaXQgdGhpcyB3YXksIEkganVzdCBmb2xsb3dlZCB0byBiZSBp biBzeW5jCj4+Pj4gd2l0aCB0aGVtLiBFdmVuIEkgd291bGQgYWxzbyBsaWtlIHRvIGhlYXIgZnJv bSBSb2Igb24gdGhlIHJhdGlvbmFsZSBiZWhpbmQgdGhpcy4KPiBSb2IsIENvdWxkIHlvdSBwbGVh c2UgdXBkYXRlIG9uIHRoaXM/Cj4gCj4+Pj4KPj4+Pj4KPj4+Pj4+ICvCoCBUZWdyYTE5NDogT25s eSBDMCwgQzQgJiBDNSBjb250cm9sbGVycyBhcmUgZHVhbCBtb2RlIGNvbnRyb2xsZXJzLgo+Pj4+ Pj4gKy0gcG93ZXItZG9tYWluczogQSBwaGFuZGxlIHRvIHRoZSBub2RlIHRoYXQgY29udHJvbHMg cG93ZXIgdG8gdGhlIHJlc3BlY3RpdmUKPj4+Pj4+ICvCoCBQQ0llIGNvbnRyb2xsZXIgYW5kIGEg c3BlY2lmaWVyIG5hbWUgZm9yIHRoZSBQQ0llIGNvbnRyb2xsZXIuIEZvbGxvd2luZyBhcmUKPj4+ Pj4+ICvCoCB0aGUgc3BlY2lmaWVycyBmb3IgdGhlIGRpZmZlcmVudCBQQ0llIGNvbnRyb2xsZXJz Cj4+Pj4+PiArwqDCoMKgIFRFR1JBMTk0X1BPV0VSX0RPTUFJTl9QQ0lFWDhCOiBDMAo+Pj4+Pj4g K8KgwqDCoCBURUdSQTE5NF9QT1dFUl9ET01BSU5fUENJRVg0QTogQzQKPj4+Pj4+ICvCoMKgwqAg VEVHUkExOTRfUE9XRVJfRE9NQUlOX1BDSUVYOEE6IEM1Cj4+Pj4+PiArwqAgdGhlc2Ugc3BlY2lm aWVycyBhcmUgZGVmaW5lZCBpbgo+Pj4+Pj4gK8KgICJpbmNsdWRlL2R0LWJpbmRpbmdzL3Bvd2Vy L3RlZ3JhMTk0LXBvd2VyZ2F0ZS5oIiBmaWxlLgo+Pj4+Pj4gKy0gcmVnOiBBIGxpc3Qgb2YgcGh5 c2ljYWwgYmFzZSBhZGRyZXNzIGFuZCBsZW5ndGggcGFpcnMgZm9yIGVhY2ggc2V0IG9mCj4+Pj4+ PiArwqAgY29udHJvbGxlciByZWdpc3RlcnMuIE11c3QgY29udGFpbiBhbiBlbnRyeSBmb3IgZWFj aCBlbnRyeSBpbiB0aGUgcmVnLW5hbWVzCj4+Pj4+PiArwqAgcHJvcGVydHkuCj4+Pj4+PiArLSBy ZWctbmFtZXM6IE11c3QgaW5jbHVkZSB0aGUgZm9sbG93aW5nIGVudHJpZXM6Cj4+Pj4+PiArwqAg ImFwcGwiOiBDb250cm9sbGVyJ3MgYXBwbGljYXRpb24gbG9naWMgcmVnaXN0ZXJzCj4+Pj4+PiAr wqAgImF0dV9kbWEiOiBpQVRVIGFuZCBETUEgcmVnaXN0ZXJzLiBUaGlzIGlzIHdoZXJlIHRoZSBp QVRVIChpbnRlcm5hbCBBZGRyZXNzCj4+Pj4+PiArwqDCoMKgwqDCoMKgwqDCoMKgwqDCoMKgIFRy YW5zbGF0aW9uIFVuaXQpIHJlZ2lzdGVycyBvZiB0aGUgUENJZSBjb3JlIGFyZSBtYWRlIGF2YWls YWJsZQo+Pj4+Pj4gK8KgwqDCoMKgwqDCoMKgwqDCoMKgwqDCoCBmb3IgU1cgYWNjZXNzLgo+Pj4+ Pj4gK8KgICJkYmkiOiBUaGUgYXBlcnR1cmUgd2hlcmUgcm9vdCBwb3J0J3Mgb3duIGNvbmZpZ3Vy YXRpb24gcmVnaXN0ZXJzIGFyZQo+Pj4+Pj4gK8KgwqDCoMKgwqDCoMKgwqAgYXZhaWxhYmxlCj4+ Pj4+PiArwqAgImFkZHJfc3BhY2UiOiBVc2VkIHRvIG1hcCByZW1vdGUgUkMgYWRkcmVzcyBzcGFj ZQo+Pj4+Pj4gKy0gaW50ZXJydXB0czogQSBsaXN0IG9mIGludGVycnVwdCBvdXRwdXRzIG9mIHRo ZSBjb250cm9sbGVyLiBNdXN0IGNvbnRhaW4gYW4KPj4+Pj4+ICvCoCBlbnRyeSBmb3IgZWFjaCBl bnRyeSBpbiB0aGUgaW50ZXJydXB0LW5hbWVzIHByb3BlcnR5Lgo+Pj4+Pj4gKy0gaW50ZXJydXB0 LW5hbWVzOiBNdXN0IGluY2x1ZGUgdGhlIGZvbGxvd2luZyBlbnRyeToKPj4+Pj4+ICvCoCAiaW50 ciI6IFRoZSBUZWdyYSBpbnRlcnJ1cHQgdGhhdCBpcyBhc3NlcnRlZCBmb3IgY29udHJvbGxlciBp bnRlcnJ1cHRzCj4+Pj4+PiArLSBjbG9ja3M6IE11c3QgY29udGFpbiBhbiBlbnRyeSBmb3IgZWFj aCBlbnRyeSBpbiBjbG9jay1uYW1lcy4KPj4+Pj4+ICvCoCBTZWUgLi4vY2xvY2tzL2Nsb2NrLWJp bmRpbmdzLnR4dCBmb3IgZGV0YWlscy4KPj4+Pj4+ICstIGNsb2NrLW5hbWVzOiBNdXN0IGluY2x1 ZGUgdGhlIGZvbGxvd2luZyBlbnRyaWVzOgo+Pj4+Pj4gK8KgIC0gY29yZQo+Pj4+Pj4gKy0gcmVz ZXRzOiBNdXN0IGNvbnRhaW4gYW4gZW50cnkgZm9yIGVhY2ggZW50cnkgaW4gcmVzZXQtbmFtZXMu Cj4+Pj4+PiArwqAgU2VlIC4uL3Jlc2V0L3Jlc2V0LnR4dCBmb3IgZGV0YWlscy4KPj4+Pj4+ICst IHJlc2V0LW5hbWVzOiBNdXN0IGluY2x1ZGUgdGhlIGZvbGxvd2luZyBlbnRyaWVzOgo+Pj4+Pj4g K8KgIC0gYXBiCj4+Pj4+PiArwqAgLSBjb3JlCj4+Pj4+PiArLSBwaHlzOiBNdXN0IGNvbnRhaW4g YSBwaGFuZGxlIHRvIFAyVSBQSFkgZm9yIGVhY2ggZW50cnkgaW4gcGh5LW5hbWVzLgo+Pj4+Pj4g Ky0gcGh5LW5hbWVzOiBNdXN0IGluY2x1ZGUgYW4gZW50cnkgZm9yIGVhY2ggYWN0aXZlIGxhbmUu Cj4+Pj4+PiArwqAgInAydS1OIjogd2hlcmUgTiByYW5nZXMgZnJvbSAwIHRvIG9uZSBsZXNzIHRo YW4gdGhlIHRvdGFsIG51bWJlciBvZiBsYW5lcwo+Pj4+Pj4gKy0gbnZpZGlhLGJwbXA6IE11c3Qg Y29udGFpbiBhIHBhaXIgb2YgcGhhbmRsZSB0byBCUE1QIGNvbnRyb2xsZXIgbm9kZSBmb2xsb3dl ZAo+Pj4+Pj4gK8KgIGJ5IGNvbnRyb2xsZXItaWQuIEZvbGxvd2luZyBhcmUgdGhlIGNvbnRyb2xs ZXIgaWRzIGZvciBlYWNoIGNvbnRyb2xsZXIuCj4+Pj4+PiArwqDCoMKgIDA6IEMwCj4+Pj4+PiAr wqDCoMKgIDQ6IEM0Cj4+Pj4+PiArwqDCoMKgIDU6IEM1Cj4+Pj4+PiArLSB2ZGRpby1wZXgtY3Rs LXN1cHBseTogUmVndWxhdG9yIHN1cHBseSBmb3IgUENJZSBzaWRlIGJhbmQgc2lnbmFscwo+Pj4+ Pj4gKy0gbnZpZGlhLHBleC1yc3QtZ3BpbzogTXVzdCBjb250YWluIGEgcGhhbmRsZSB0byBhIEdQ SU8gY29udHJvbGxlciBmb2xsb3dlZCBieQo+Pj4+Pj4gK8KgIEdQSU8gdGhhdCBpcyBiZWluZyB1 c2VkIGFzIFBFUlNUIHNpZ25hbAo+Pj4+Pgo+Pj4+PiBXaHkgaXMgdGhpcyBOVklESUEgc3BlY2lm aWM/IERvIG90aGVyIGluc3RhbnRpYXRpb25zIG9mIHRoZSBEVyBJUCBub3QKPj4+Pj4gYWxzbyBu ZWVkIGEgbWVhbnMgdG8gZGVmaW5lIHdoaWNoIEdQSU8gaXMgdGhlIHJlc2V0Pwo+Pj4+IEknbSBu b3Qgc3VyZS4gQXQgbGVhc3QgSSBkaWRuJ3QgZmluZCBhbnl0aGluZyBsaWtlIHRoaXMgaW4gb3Ro ZXIgaW1wbGVtZW50YXRpb25zLgo+Pj4+IE15IHVuZGVyc3RhbmRpbmcgaXMgdGhhdCwgY29udHJv bGxlciBoYW5kbGVzIGFzc2VydC9kZS1hc3NlcnQgb24gdGhlIFBFUlNUIGxpbmUKPj4+PiBhdXRv bWF0aWNhbGx5IHdpdGhvdXQgU1cgaW50ZXJ2ZW50aW9uLiBJIHRoaW5rIGl0IGlzIGZvciB0aGUg c2FtZSByZWFzb24gdGhhdCBvdGhlcgo+Pj4+IGltcGxlbWVudGF0aW9ucyBkb24ndCB3YWl0IGZv ciB0aGUgUkVGQ0xLIHRvIGZsb3cgaW4gZnJvbSBob3N0IHRvIGNvbmZpZ3VyZSB0aGUgSVAuCj4+ Pj4gSSB0aGluayB0aGV5IGp1c3QgdXNlIHNvbWUgaW50ZXJuYWwgY2xvY2sgZm9yIHRoZSBjb25m aWd1cmF0aW9uIGFuZCBzd2l0Y2ggdG8KPj4+PiBydW5uaW5nIHRoZSBjb3JlIGJhc2VkIG9uIFJF RkNMSyBhcyBhbmQgd2hlbiBpdCBpcyBhdmFpbGFibGUKPj4+PiAoaS5lLiB3aGVuZXZlciBhIGRl LWFzc2VydCBpcyBwZXJjZWl2ZWQgb24gUEVSU1QgbGluZSBieSB0aGUgY29udHJvbGxlcikKPj4+ Cj4+PiBUaGF0IHdvdWxkIGJlIHNvbWV3aGF0IHN1cnByaXNpbmcsIHRob3VnaC4gVGhlIElQIHVz ZWQgaW4gVGVncmEgbXVzdCBiZQo+Pj4gcHJldHR5IGNsb3NlIHRvIHRoZSBJUCB1c2VkIGluIG90 aGVyIFNvQ3MsIGFuZCB0aGUgY29kZSB0aGF0IHdlIG5lZWQgaW4KPj4+IHBleF9lcF9ldmVudF9w ZXhfcnN0X3thc3NlcnQsZGVhc3NlcnR9KCkgaXMgcHJldHR5IHNpZ25pZmljYW50LiBXaHkgdGhl Cj4+PiBvdGhlciBpbnN0YW50aWF0aW9ucyB3b3VsZG4ndCBuZWVkIHNvbWV0aGluZyBzaW1pbGFy IHNlZW1zIHVubGlrZWx5IHRvCj4+PiBtZS4KPj4+Cj4+PiBQZXJoYXBzIEppbmdvbyBvciBHdXN0 YXZvIGNhbiBzaGVkIHNvbWUgbGlnaHQgb24gdGhpcy4KPj4KPj4gT24gbXkgY3VycmVudCBGUEdB IHByb3RvdHlwaW5nIHNvbHV0aW9uLCBJIGRvbid0IG5lZWQgdG8gY29udHJvbCB0aGUKPj4gUEVS U1QgbGluZSBhbmQgaXQncyB2ZXJ5IGxpa2VseSB0aGF0IEkgZG9uJ3QgZXZlbiBoYXZlIGFjY2Vz cyB0byBjb250cm9sCj4+IGl0LiBJIGd1ZXNzIGR1ZSB0byBzb21lIHBhcnRpY3VsYXJpdHkgb2Yg bXkgc29sdXRpb24sIHRoZSBIVyB0ZWFtCj4+IHByb2JhYmx5IGhhcyBkZWNpZGVkIHRvIHdpcmUg aXQgdXAgZGlyZWN0bHkgZm9yIHNvbWUgdW5rbm93biByZWFzb24gdG8KPj4gbWUuCj4+Cj4+IEhv d2V2ZXIsIEl0IHNlZW1zIHRvIG1lIHRoYXQgZXh5bm9zLCBpbXg2LCBrZXlzdG9uZSwgbWVzb24s IGFsLCBoaXN0YiwKPj4ga2lyaW4sIGFuZCBxY29tIGRyaXZlcnMgY29udHJvbHMgdGhlIFBFUlNU IGxpbmUgaW4gc3BpdGUgb2Ygb3RoZXJzIGRyaXZlcgo+PiB0aGF0IGRvZXNuJ3QgZG8gaXQgbGlr ZSBpbiBteSBwcm90b3R5cGUgc29sdXRpb24uCj4+IEluIHRoZSBlbmQgSSdkIHNheXMgdGhhdCBk ZXBlbmRzIG9mIGhvdyB0aGUgSVAgc29sdXRpb24gb2YgZGVzaWduIGJ5IHRoZQo+PiBIVyB0ZWFt Lgo+Pgo+PiBHdXN0YXZvCj4+Cj4+Pgo+Pj4gVGhpZXJyeQo+Pj4KPj4+Pgo+Pj4+Pgo+Pj4+Pj4g Kwo+Pj4+Pj4gK09wdGlvbmFsIHByb3BlcnRpZXM6Cj4+Pj4+PiArLSBwaW5jdHJsLW5hbWVzOiBB IGxpc3Qgb2YgcGluY3RybCBzdGF0ZSBuYW1lcy4KPj4+Pj4+ICvCoCBJdCBpcyBtYW5kYXRvcnkg Zm9yIEM1IGNvbnRyb2xsZXIgYW5kIG9wdGlvbmFsIGZvciBvdGhlciBjb250cm9sbGVycy4KPj4+ Pj4+ICvCoCAtICJkZWZhdWx0IjogQ29uZmlndXJlcyBQQ0llIEkvTyBmb3IgcHJvcGVyIG9wZXJh dGlvbi4KPj4+Pj4+ICstIHBpbmN0cmwtMDogcGhhbmRsZSBmb3IgdGhlICdkZWZhdWx0JyBzdGF0 ZSBvZiBwaW4gY29uZmlndXJhdGlvbi4KPj4+Pj4+ICvCoCBJdCBpcyBtYW5kYXRvcnkgZm9yIEM1 IGNvbnRyb2xsZXIgYW5kIG9wdGlvbmFsIGZvciBvdGhlciBjb250cm9sbGVycy4KPj4+Pj4+ICst IHN1cHBvcnRzLWNsa3JlcTogUmVmZXIgdG8gRG9jdW1lbnRhdGlvbi9kZXZpY2V0cmVlL2JpbmRp bmdzL3BjaS9wY2kudHh0Cj4+Pj4+PiArLSBudmlkaWEsdXBkYXRlLWZjLWZpeHVwOiBUaGlzIGlz IGEgYm9vbGVhbiBwcm9wZXJ0eSBhbmQgbmVlZHMgdG8gYmUgcHJlc2VudCB0bwo+Pj4+Pj4gK8Kg wqDCoCBpbXByb3ZlIHBlcmZvcm1hbmNlIHdoZW4gYSBwbGF0Zm9ybSBpcyBkZXNpZ25lZCBpbiBz dWNoIGEgd2F5IHRoYXQgaXQKPj4+Pj4+ICvCoMKgwqAgc2F0aXNmaWVzIGF0IGxlYXN0IG9uZSBv ZiB0aGUgZm9sbG93aW5nIGNvbmRpdGlvbnMgdGhlcmVieSBlbmFibGluZyByb290Cj4+Pj4+PiAr wqDCoMKgIHBvcnQgdG8gZXhjaGFuZ2Ugb3B0aW11bSBudW1iZXIgb2YgRkMgKEZsb3cgQ29udHJv bCkgY3JlZGl0cyB3aXRoCj4+Pj4+PiArwqDCoMKgIGRvd25zdHJlYW0gZGV2aWNlcwo+Pj4+Pj4g K8KgwqDCoCAxLiBJZiBDMC9DNC9DNSBydW4gYXQgeDEveDIgbGluayB3aWR0aHMgKGlycmVzcGVj dGl2ZSBvZiBzcGVlZCBhbmQgTVBTKQo+Pj4+Pj4gK8KgwqDCoCAyLiBJZiBDMC9DNC9DNSBvcGVy YXRlIGF0IHRoZWlyIHJlc3BlY3RpdmUgbWF4IGxpbmsgd2lkdGhzIGFuZAo+Pj4+Pj4gK8KgwqDC oMKgwqDCoCBhKSBzcGVlZCBpcyBHZW4tMiBhbmQgTVBTIGlzIDI1NkIKPj4+Pj4+ICvCoMKgwqDC oMKgwqAgYikgc3BlZWQgaXMgPj0gR2VuLTMgd2l0aCBhbnkgTVBTCj4+Pj4+PiArLSBudmlkaWEs YXNwbS1jbXJ0LXVzOiBDb21tb24gTW9kZSBSZXN0b3JlIFRpbWUgZm9yIHByb3BlciBvcGVyYXRp b24gb2YgQVNQTQo+Pj4+Pj4gK8KgwqAgdG8gYmUgc3BlY2lmaWVkIGluIG1pY3Jvc2Vjb25kcwo+ Pj4+Pj4gKy0gbnZpZGlhLGFzcG0tcHdyLW9uLXQtdXM6IFBvd2VyIE9uIHRpbWUgZm9yIHByb3Bl ciBvcGVyYXRpb24gb2YgQVNQTSB0byBiZQo+Pj4+Pj4gK8KgwqAgc3BlY2lmaWVkIGluIG1pY3Jv c2Vjb25kcwo+Pj4+Pj4gKy0gbnZpZGlhLGFzcG0tbDBzLWVudHJhbmNlLWxhdGVuY3ktdXM6IEFT UE0gTDBzIGVudHJhbmNlIGxhdGVuY3kgdG8gYmUKPj4+Pj4+ICvCoMKgIHNwZWNpZmllZCBpbiBt aWNyb3NlY29uZHMKPj4+Pj4+ICsKPj4+Pj4+ICtOT1RFOi0gT24gVGVncmExOTQncyBQMjk3Mi0w MDAwIHBsYXRmb3JtLCBvbmx5IEM1IGNvbnRyb2xsZXIgY2FuIGJlIGVuYWJsZWQgdG8KPj4+Pj4+ ICtvcGVyYXRlIGluIHRoZSBlbmRwb2ludCBtb2RlIGJlY2F1c2Ugb2YgdGhlIHdheSB0aGUgcGxh dGZvcm0gaXMgZGVzaWduZWQuCj4+Pj4+PiArVGhlcmUgaXMgYSBtdXggdGhhdCBuZWVkcyB0byBi ZSBwcm9ncmFtbWVkIHRvIGxldCB0aGUgUkVGQ0xLIGZyb20gdGhlIGhvc3QgdG8KPj4+Pj4+ICtm bG93IGludG8gQzUgY29udHJvbGxlciB3aGVuIGl0IG9wZXJhdGVzIGluIHRoZSBlbmRwb2ludCBt b2RlLiBUaGlzIG11eCBpcwo+Pj4+Pj4gK2NvbnRyb2xsZWQgYnkgdGhlIEdQSU8gKEFBLCA1KSBh bmQgaXQgbmVlZHMgdG8gYmUgZHJpdmVuICdoaWdoJy4gRm9yIHRoaXMgdG8KPj4+Pj4+ICtoYXBw ZW4sIHNldCBzdGF0dXMgb2YgInBleC1yZWZjbGstc2VsLWhpZ2giIG5vZGUgdW5kZXIgImdwaW9A YzJmMDAwMCIgbm9kZSB0bwo+Pj4+Pj4gKydva2F5Jy4KPj4+Pj4+ICvCoMKgwqAgV2hlbiBhbnkg ZHVhbCBtb2RlIGNvbnRyb2xsZXIgaXMgbWFkZSB0byBvcGVyYXRlIGluIHRoZSBlbmRwb2ludCBt b2RlLAo+Pj4+Pj4gK3BsZWFzZSBtYWtlIHN1cmUgdGhhdCBpdHMgcmVzcGVjdGl2ZSByb290IHBv cnQgbm9kZSdzIHN0YXR1cyBpcyBzZXQgdG8KPj4+Pj4+ICsnZGlzYWJsZWQnLgo+Pj4+Pgo+Pj4+ PiBUaGlzIHNlZW1zIHZlcnkgYnJpdHRsZSB0byBtZS4gVGhlcmUncyBubyBnb29kIHdheSBob3cg d2UgY2FuIGRldGVjdAo+Pj4+PiBzdWNoIG1pc2NvbmZpZ3VyYXRpb25zLiBJZiBpbnN0ZWFkIHdl IG9ubHkgaGF2ZSBvbmUgbm9kZSBkZXNjcmliaW5nIHRoZQo+Pj4+PiBoYXJkd2FyZSBmdWxseSwg dGhlIGNoYW5jZXMgb2YgY29uZmlndXJpbmcgdGhpbmdzIHdyb25nIChieSBmb3IgZXhhbXBsZQo+ Pj4+PiBlbmFibGluZyBib3RoIHRoZSBob3N0IGFuZCBFUCBtb2RlIGRldmljZSB0cmVlIG5vZGVz KSBjYW4gYmUgcmVkdWNlZC4KPj4+Pj4KPj4+Pj4gU28gSSB0aGluayBpbnN0ZWFkIG9mIGR1cGxp Y2F0aW5nIGFsbCBvZiB0aGUgZGV2aWNlIHRyZWUgY29udGVudCB0byBoYXZlCj4+Pj4+IGJvdGgg YSBob3N0IGFuZCBhbiBFUCBub2RlIGZvciBlYWNoIGNvbnRyb2xsZXIsIGl0J2QgYmUgYmV0dGVy IHRvIGp1c3QKPj4+Pj4gaGF2ZSBhIHNpbmdsZSBub2RlIGFuZCBsZXQgdGhlIGRldmljZSB0cmVl IGJpbmRpbmdzIHNwZWNpZnkgd2hpY2gKPj4+Pj4gY2hhbmdlcyB0byBhcHBseSB0byBzd2l0Y2gg aW50byBFUCBtb2RlLgo+Pj4+Pgo+Pj4+PiBGb3IgZXhhbXBsZSwgdGhlcmUgc2hvdWxkIGJlIG5v dGhpbmcgd3Jvbmcgd2l0aCBzcGVjaWZ5aW5nIHNvbWUgb2YgdGhlCj4+Pj4+IEVQLW9ubHkgcHJv cGVydGllcyAobGlrZSBudW0taWItd2luZG93cyBhbmQgbnVtLW9iLXdpbmRvd3MpIGFsbCB0aGUg dGltZQo+Pj4+PiBhbmQgb25seSB1c2UgdGhlbSB3aGVuIHdlIGFjdHVhbGx5IHJ1biBpbiBFUCBt b2RlLgo+Pj4+Pgo+Pj4+PiBBcyBJIG1lbnRpb25lZCBlYXJsaWVyLCB0aGVyZSBhcmUgYSBjb3Vw bGUgb2YgZWFzeSB3YXlzIHRvIGRpc3Rpbmd1aXNoCj4+Pj4+IHRoZSBtb2Rlcy4gVGhlIHByZXNl bmNlIG9mIHRoZSAiYWRkcl9zcGFjZSIgcmVnIGVudHJ5IGlzIG9uZSBleGFtcGxlLAo+Pj4+PiBi dXQgd2UgY291bGQgYWxzbyBrZXkgb2ZmIHRoZSBudmlkaWEscGV4LXJzdC1ncGlvIHByb3BlcnR5 LCBzaW5jZSB0aGF0Cj4+Pj4+IChwcmVzdW1hYmx5KSB3b3VsZG4ndCBiZSBuZWVkZWQgZm9yIGhv c3QgbW9kZS4KPj4+Pj4KPj4+Pj4gVGhhdCB3YXkgd2UgY2FuIGp1c3QgYWRkIGRlZmF1bHQsIGhv c3QgbW9kZSBlbnRyaWVzIHRvIHRlZ3JhMTk0LmR0c2kgYW5kCj4+Pj4+IHdoZW5ldmVyIHNvbWVi b2R5IHdhbnRzIHRvIGVuYWJsZSBFUCBtb2RlLCB0aGV5IGNhbiBqdXN0IG92ZXJyaWRlIHRoZQo+ Pj4+PiBub2RlIGluIHRoZSBib2FyZC1sZXZlbCBEVFMgZmlsZSwgbGlrZSBzbzoKPj4+Pj4KPj4+ Pj4gwqDCoMKgwqBwY2llQDE0MWEwMDAwIHsKPj4+Pj4gwqDCoMKgwqDCoMKgwqAgcmVnID0gPDB4 MDAgMHgxNDFhMDAwMCAweDAgMHgwMDAyMDAwMMKgwqAgLyogYXBwbCByZWdpc3RlcnMgKDEyOEsp wqDCoMKgwqDCoCAqLwo+Pj4+PiDCoMKgwqDCoMKgwqDCoMKgwqDCoMKgwqDCoMKgIDB4MDAgMHgz YTA0MDAwMCAweDAgMHgwMDA0MDAwMMKgwqAgLyogaUFUVV9ETUEgcmVnIHNwYWNlICgyNTZLKcKg ICovCj4+Pj4+IMKgwqDCoMKgwqDCoMKgwqDCoMKgwqDCoMKgwqAgMHgwMCAweDNhMDgwMDAwIDB4 MCAweDAwMDQwMDAwwqDCoCAvKiBEQkkgcmVnIHNwYWNlICgyNTZLKcKgwqDCoMKgwqDCoCAqLwo+ Pj4+PiDCoMKgwqDCoMKgwqDCoMKgwqDCoMKgwqDCoMKgIDB4MWMgMHgwMDAwMDAwMCAweDQgMHgw MDAwMDAwMD47IC8qIEFkZHJlc3MgU3BhY2UgKDE2RynCoMKgwqDCoMKgwqDCoCAqLwo+Pj4+PiDC oMKgwqDCoMKgwqDCoCByZWctbmFtZXMgPSAiYXBwbCIsICJhdHVfZG1hIiwgImRiaSIsICJhZGRy X3NwYWNlIjsKPj4+Pj4KPj4+Pj4gwqDCoMKgwqDCoMKgwqAgbnZpZGlhLHBleC1yc3QtZ3BpbyA9 IDwmZ3BpbyBURUdSQTE5NF9NQUlOX0dQSU8oR0csIDEpIEdQSU9fQUNUSVZFX0xPVz47Cj4+Pj4+ IMKgwqDCoMKgfTsKPj4+Pj4KPj4+Pj4gVGhpZXJyeQo+Pj4+IEkgbGlrZSBpdCBhbmQgZmluZSB3 aXRoIG1ha2luZyB0aGVzZSBtb2RpZmljYXRpb25zIGFsc28gYnV0IHdvdWxkIGxpa2UgdG8gaGVh ciBmcm9tIFJvYgo+Pj4+IGFsc28gb24gdGhpcy4KPj4+Pgo+Pj4+IC0gVmlkeWEgU2FnYXIKPj4+ Pj4KPj4+Pj4+ICsKPj4+Pj4+ICtFeGFtcGxlczoKPj4+Pj4+ICs9PT09PT09PT0KPj4+Pj4+ICsK Pj4+Pj4+ICtUZWdyYTE5NDoKPj4+Pj4+ICstLS0tLS0tLQo+Pj4+Pj4gKwo+Pj4+Pj4gK8KgwqDC oCBwY2llX2VwQDE0MWEwMDAwIHsKPj4+Pj4+ICvCoMKgwqDCoMKgwqDCoCBjb21wYXRpYmxlID0g Im52aWRpYSx0ZWdyYTE5NC1wY2llLWVwIiwgInNucHMsZHctcGNpZS1lcCI7Cj4+Pj4+PiArwqDC oMKgwqDCoMKgwqAgcG93ZXItZG9tYWlucyA9IDwmYnBtcCBURUdSQTE5NF9QT1dFUl9ET01BSU5f UENJRVg4QT47Cj4+Pj4+PiArwqDCoMKgwqDCoMKgwqAgcmVnID0gPDB4MDAgMHgxNDFhMDAwMCAw eDAgMHgwMDAyMDAwMMKgwqAgLyogYXBwbCByZWdpc3RlcnMgKDEyOEspwqDCoMKgwqDCoCAqLwo+ Pj4+Pj4gK8KgwqDCoMKgwqDCoMKgwqDCoMKgwqDCoMKgwqAgMHgwMCAweDNhMDQwMDAwIDB4MCAw eDAwMDQwMDAwwqDCoCAvKiBpQVRVX0RNQSByZWcgc3BhY2UgKDI1NkspwqAgKi8KPj4+Pj4+ICvC oMKgwqDCoMKgwqDCoMKgwqDCoMKgwqDCoMKgIDB4MDAgMHgzYTA4MDAwMCAweDAgMHgwMDA0MDAw MMKgwqAgLyogREJJIHJlZyBzcGFjZSAoMjU2SynCoMKgwqDCoMKgwqAgKi8KPj4+Pj4+ICvCoMKg wqDCoMKgwqDCoMKgwqDCoMKgwqDCoMKgIDB4MWMgMHgwMDAwMDAwMCAweDQgMHgwMDAwMDAwMD47 IC8qIEFkZHJlc3MgU3BhY2UgKDE2RynCoMKgwqDCoMKgwqDCoCAqLwo+Pj4+Pj4gK8KgwqDCoMKg wqDCoMKgIHJlZy1uYW1lcyA9ICJhcHBsIiwgImF0dV9kbWEiLCAiZGJpIiwgImFkZHJfc3BhY2Ui Owo+Pj4+Pj4gKwo+Pj4+Pj4gK8KgwqDCoMKgwqDCoMKgIG51bS1sYW5lcyA9IDw4PjsKPj4+Pj4+ ICvCoMKgwqDCoMKgwqDCoCBudW0taWItd2luZG93cyA9IDwyPjsKPj4+Pj4+ICvCoMKgwqDCoMKg wqDCoCBudW0tb2Itd2luZG93cyA9IDw4PjsKPj4+Pj4+ICsKPj4+Pj4+ICvCoMKgwqDCoMKgwqDC oCBwaW5jdHJsLW5hbWVzID0gImRlZmF1bHQiOwo+Pj4+Pj4gK8KgwqDCoMKgwqDCoMKgIHBpbmN0 cmwtMCA9IDwmY2xrcmVxX2M1X2JpX2Rpcl9zdGF0ZT47Cj4+Pj4+PiArCj4+Pj4+PiArwqDCoMKg wqDCoMKgwqAgY2xvY2tzID0gPCZicG1wIFRFR1JBMTk0X0NMS19QRVgxX0NPUkVfNT47Cj4+Pj4+ PiArwqDCoMKgwqDCoMKgwqAgY2xvY2stbmFtZXMgPSAiY29yZSI7Cj4+Pj4+PiArCj4+Pj4+PiAr wqDCoMKgwqDCoMKgwqAgcmVzZXRzID0gPCZicG1wIFRFR1JBMTk0X1JFU0VUX1BFWDFfQ09SRV81 X0FQQj4sCj4+Pj4+PiArwqDCoMKgwqDCoMKgwqDCoMKgwqDCoMKgIDwmYnBtcCBURUdSQTE5NF9S RVNFVF9QRVgxX0NPUkVfNT47Cj4+Pj4+PiArwqDCoMKgwqDCoMKgwqAgcmVzZXQtbmFtZXMgPSAi YXBiIiwgImNvcmUiOwo+Pj4+Pj4gKwo+Pj4+Pj4gK8KgwqDCoMKgwqDCoMKgIGludGVycnVwdHMg PSA8R0lDX1NQSSA1MyBJUlFfVFlQRV9MRVZFTF9ISUdIPjvCoMKgwqAgLyogY29udHJvbGxlciBp bnRlcnJ1cHQgKi8KPj4+Pj4+ICvCoMKgwqDCoMKgwqDCoCBpbnRlcnJ1cHQtbmFtZXMgPSAiaW50 ciI7Cj4+Pj4+PiArCj4+Pj4+PiArwqDCoMKgwqDCoMKgwqAgbnZpZGlhLGJwbXAgPSA8JmJwbXAg NT47Cj4+Pj4+PiArCj4+Pj4+PiArwqDCoMKgwqDCoMKgwqAgbnZpZGlhLGFzcG0tY21ydC11cyA9 IDw2MD47Cj4+Pj4+PiArwqDCoMKgwqDCoMKgwqAgbnZpZGlhLGFzcG0tcHdyLW9uLXQtdXMgPSA8 MjA+Owo+Pj4+Pj4gK8KgwqDCoMKgwqDCoMKgIG52aWRpYSxhc3BtLWwwcy1lbnRyYW5jZS1sYXRl bmN5LXVzID0gPDM+Owo+Pj4+Pj4gKwo+Pj4+Pj4gK8KgwqDCoMKgwqDCoMKgIHZkZGlvLXBleC1j dGwtc3VwcGx5ID0gPCZ2ZGRfMXY4YW8+Owo+Pj4+Pj4gKwo+Pj4+Pj4gK8KgwqDCoMKgwqDCoMKg IG52aWRpYSxwZXgtcnN0LWdwaW8gPSA8JmdwaW8gVEVHUkExOTRfTUFJTl9HUElPKEdHLCAxKQo+ Pj4+Pj4gK8KgwqDCoMKgwqDCoMKgwqDCoMKgwqDCoMKgwqDCoMKgwqDCoMKgIEdQSU9fQUNUSVZF X0xPVz47Cj4+Pj4+PiArCj4+Pj4+PiArwqDCoMKgwqDCoMKgwqAgcGh5cyA9IDwmcDJ1X252aHNf MD4sIDwmcDJ1X252aHNfMT4sIDwmcDJ1X252aHNfMj4sCj4+Pj4+PiArwqDCoMKgwqDCoMKgwqDC oMKgwqDCoMKgwqDCoCA8JnAydV9udmhzXzM+LCA8JnAydV9udmhzXzQ+LCA8JnAydV9udmhzXzU+ LAo+Pj4+Pj4gK8KgwqDCoMKgwqDCoMKgwqDCoMKgwqDCoMKgwqAgPCZwMnVfbnZoc182PiwgPCZw MnVfbnZoc183PjsKPj4+Pj4+ICsKPj4+Pj4+ICvCoMKgwqDCoMKgwqDCoCBwaHktbmFtZXMgPSAi cDJ1LTAiLCAicDJ1LTEiLCAicDJ1LTIiLCAicDJ1LTMiLCAicDJ1LTQiLAo+Pj4+Pj4gK8KgwqDC oMKgwqDCoMKgwqDCoMKgwqDCoMKgwqDCoCAicDJ1LTUiLCAicDJ1LTYiLCAicDJ1LTciOwo+Pj4+ Pj4gK8KgwqDCoCB9Owo+Pj4+Pj4gLS0gCj4+Pj4+PiAyLjE3LjEKPj4+Pj4+Cj4+Pj4KPj4KPj4K PiAKCgpfX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fXwpsaW51 eC1hcm0ta2VybmVsIG1haWxpbmcgbGlzdApsaW51eC1hcm0ta2VybmVsQGxpc3RzLmluZnJhZGVh ZC5vcmcKaHR0cDovL2xpc3RzLmluZnJhZGVhZC5vcmcvbWFpbG1hbi9saXN0aW5mby9saW51eC1h cm0ta2VybmVsCg==