All of lore.kernel.org
 help / color / mirror / Atom feed
From: Robin Murphy <robin.murphy@arm.com>
To: joro@8bytes.org, will@kernel.org
Cc: iommu@lists.linux-foundation.org,
	linux-arm-kernel@lists.infradead.org,
	linux-kernel@vger.kernel.org, suravee.suthikulpanit@amd.com,
	baolu.lu@linux.intel.com, john.garry@huawei.com,
	dianders@chromium.org
Subject: [PATCH v2 17/24] iommu/vt-d: Prepare for multiple DMA domain types
Date: Wed, 28 Jul 2021 16:58:38 +0100	[thread overview]
Message-ID: <3cf1ab93d3a4868db3b2e60c7c9781619e449694.1627468309.git.robin.murphy@arm.com> (raw)
In-Reply-To: <cover.1627468308.git.robin.murphy@arm.com>

In preparation for the strict vs. non-strict decision for DMA domains
to be expressed in the domain type, make sure we expose our flush queue
awareness by accepting the new domain type, and test the specific
feature flag where we want to identify DMA domains in general. The DMA
ops reset/setup can simply be made unconditional, since iommu-dma
already knows only to touch DMA domains.

Signed-off-by: Robin Murphy <robin.murphy@arm.com>
---
 drivers/iommu/intel/iommu.c | 15 ++++++---------
 1 file changed, 6 insertions(+), 9 deletions(-)

diff --git a/drivers/iommu/intel/iommu.c b/drivers/iommu/intel/iommu.c
index 7e168634c433..8fc46c9d6b96 100644
--- a/drivers/iommu/intel/iommu.c
+++ b/drivers/iommu/intel/iommu.c
@@ -582,7 +582,7 @@ struct intel_iommu *domain_get_iommu(struct dmar_domain *domain)
 	int iommu_id;
 
 	/* si_domain and vm domain should not get here. */
-	if (WARN_ON(domain->domain.type != IOMMU_DOMAIN_DMA))
+	if (WARN_ON(!iommu_is_dma_domain(&domain->domain)))
 		return NULL;
 
 	for_each_domain_iommu(iommu_id, domain)
@@ -1034,7 +1034,7 @@ static struct dma_pte *pfn_to_dma_pte(struct dmar_domain *domain,
 			pteval = ((uint64_t)virt_to_dma_pfn(tmp_page) << VTD_PAGE_SHIFT) | DMA_PTE_READ | DMA_PTE_WRITE;
 			if (domain_use_first_level(domain)) {
 				pteval |= DMA_FL_PTE_XD | DMA_FL_PTE_US;
-				if (domain->domain.type == IOMMU_DOMAIN_DMA)
+				if (iommu_is_dma_domain(&domain->domain))
 					pteval |= DMA_FL_PTE_ACCESS;
 			}
 			if (cmpxchg64(&pte->val, 0ULL, pteval))
@@ -2345,7 +2345,7 @@ __domain_mapping(struct dmar_domain *domain, unsigned long iov_pfn,
 	if (domain_use_first_level(domain)) {
 		attr |= DMA_FL_PTE_XD | DMA_FL_PTE_US;
 
-		if (domain->domain.type == IOMMU_DOMAIN_DMA) {
+		if (iommu_is_dma_domain(&domain->domain)) {
 			attr |= DMA_FL_PTE_ACCESS;
 			if (prot & DMA_PTE_WRITE)
 				attr |= DMA_FL_PTE_DIRTY;
@@ -4528,6 +4528,7 @@ static struct iommu_domain *intel_iommu_domain_alloc(unsigned type)
 
 	switch (type) {
 	case IOMMU_DOMAIN_DMA:
+	case IOMMU_DOMAIN_DMA_FQ:
 	case IOMMU_DOMAIN_UNMANAGED:
 		dmar_domain = alloc_domain(0);
 		if (!dmar_domain) {
@@ -5197,12 +5198,8 @@ static void intel_iommu_release_device(struct device *dev)
 
 static void intel_iommu_probe_finalize(struct device *dev)
 {
-	struct iommu_domain *domain = iommu_get_domain_for_dev(dev);
-
-	if (domain && domain->type == IOMMU_DOMAIN_DMA)
-		iommu_setup_dma_ops(dev, 0, U64_MAX);
-	else
-		set_dma_ops(dev, NULL);
+	set_dma_ops(dev, NULL);
+	iommu_setup_dma_ops(dev, 0, U64_MAX);
 }
 
 static void intel_iommu_get_resv_regions(struct device *device,
-- 
2.25.1


WARNING: multiple messages have this Message-ID (diff)
From: Robin Murphy <robin.murphy@arm.com>
To: joro@8bytes.org, will@kernel.org
Cc: linux-kernel@vger.kernel.org, dianders@chromium.org,
	iommu@lists.linux-foundation.org,
	linux-arm-kernel@lists.infradead.org
Subject: [PATCH v2 17/24] iommu/vt-d: Prepare for multiple DMA domain types
Date: Wed, 28 Jul 2021 16:58:38 +0100	[thread overview]
Message-ID: <3cf1ab93d3a4868db3b2e60c7c9781619e449694.1627468309.git.robin.murphy@arm.com> (raw)
In-Reply-To: <cover.1627468308.git.robin.murphy@arm.com>

In preparation for the strict vs. non-strict decision for DMA domains
to be expressed in the domain type, make sure we expose our flush queue
awareness by accepting the new domain type, and test the specific
feature flag where we want to identify DMA domains in general. The DMA
ops reset/setup can simply be made unconditional, since iommu-dma
already knows only to touch DMA domains.

Signed-off-by: Robin Murphy <robin.murphy@arm.com>
---
 drivers/iommu/intel/iommu.c | 15 ++++++---------
 1 file changed, 6 insertions(+), 9 deletions(-)

diff --git a/drivers/iommu/intel/iommu.c b/drivers/iommu/intel/iommu.c
index 7e168634c433..8fc46c9d6b96 100644
--- a/drivers/iommu/intel/iommu.c
+++ b/drivers/iommu/intel/iommu.c
@@ -582,7 +582,7 @@ struct intel_iommu *domain_get_iommu(struct dmar_domain *domain)
 	int iommu_id;
 
 	/* si_domain and vm domain should not get here. */
-	if (WARN_ON(domain->domain.type != IOMMU_DOMAIN_DMA))
+	if (WARN_ON(!iommu_is_dma_domain(&domain->domain)))
 		return NULL;
 
 	for_each_domain_iommu(iommu_id, domain)
@@ -1034,7 +1034,7 @@ static struct dma_pte *pfn_to_dma_pte(struct dmar_domain *domain,
 			pteval = ((uint64_t)virt_to_dma_pfn(tmp_page) << VTD_PAGE_SHIFT) | DMA_PTE_READ | DMA_PTE_WRITE;
 			if (domain_use_first_level(domain)) {
 				pteval |= DMA_FL_PTE_XD | DMA_FL_PTE_US;
-				if (domain->domain.type == IOMMU_DOMAIN_DMA)
+				if (iommu_is_dma_domain(&domain->domain))
 					pteval |= DMA_FL_PTE_ACCESS;
 			}
 			if (cmpxchg64(&pte->val, 0ULL, pteval))
@@ -2345,7 +2345,7 @@ __domain_mapping(struct dmar_domain *domain, unsigned long iov_pfn,
 	if (domain_use_first_level(domain)) {
 		attr |= DMA_FL_PTE_XD | DMA_FL_PTE_US;
 
-		if (domain->domain.type == IOMMU_DOMAIN_DMA) {
+		if (iommu_is_dma_domain(&domain->domain)) {
 			attr |= DMA_FL_PTE_ACCESS;
 			if (prot & DMA_PTE_WRITE)
 				attr |= DMA_FL_PTE_DIRTY;
@@ -4528,6 +4528,7 @@ static struct iommu_domain *intel_iommu_domain_alloc(unsigned type)
 
 	switch (type) {
 	case IOMMU_DOMAIN_DMA:
+	case IOMMU_DOMAIN_DMA_FQ:
 	case IOMMU_DOMAIN_UNMANAGED:
 		dmar_domain = alloc_domain(0);
 		if (!dmar_domain) {
@@ -5197,12 +5198,8 @@ static void intel_iommu_release_device(struct device *dev)
 
 static void intel_iommu_probe_finalize(struct device *dev)
 {
-	struct iommu_domain *domain = iommu_get_domain_for_dev(dev);
-
-	if (domain && domain->type == IOMMU_DOMAIN_DMA)
-		iommu_setup_dma_ops(dev, 0, U64_MAX);
-	else
-		set_dma_ops(dev, NULL);
+	set_dma_ops(dev, NULL);
+	iommu_setup_dma_ops(dev, 0, U64_MAX);
 }
 
 static void intel_iommu_get_resv_regions(struct device *device,
-- 
2.25.1

_______________________________________________
iommu mailing list
iommu@lists.linux-foundation.org
https://lists.linuxfoundation.org/mailman/listinfo/iommu

WARNING: multiple messages have this Message-ID (diff)
From: Robin Murphy <robin.murphy@arm.com>
To: joro@8bytes.org, will@kernel.org
Cc: iommu@lists.linux-foundation.org,
	linux-arm-kernel@lists.infradead.org,
	linux-kernel@vger.kernel.org, suravee.suthikulpanit@amd.com,
	baolu.lu@linux.intel.com, john.garry@huawei.com,
	dianders@chromium.org
Subject: [PATCH v2 17/24] iommu/vt-d: Prepare for multiple DMA domain types
Date: Wed, 28 Jul 2021 16:58:38 +0100	[thread overview]
Message-ID: <3cf1ab93d3a4868db3b2e60c7c9781619e449694.1627468309.git.robin.murphy@arm.com> (raw)
In-Reply-To: <cover.1627468308.git.robin.murphy@arm.com>

In preparation for the strict vs. non-strict decision for DMA domains
to be expressed in the domain type, make sure we expose our flush queue
awareness by accepting the new domain type, and test the specific
feature flag where we want to identify DMA domains in general. The DMA
ops reset/setup can simply be made unconditional, since iommu-dma
already knows only to touch DMA domains.

Signed-off-by: Robin Murphy <robin.murphy@arm.com>
---
 drivers/iommu/intel/iommu.c | 15 ++++++---------
 1 file changed, 6 insertions(+), 9 deletions(-)

diff --git a/drivers/iommu/intel/iommu.c b/drivers/iommu/intel/iommu.c
index 7e168634c433..8fc46c9d6b96 100644
--- a/drivers/iommu/intel/iommu.c
+++ b/drivers/iommu/intel/iommu.c
@@ -582,7 +582,7 @@ struct intel_iommu *domain_get_iommu(struct dmar_domain *domain)
 	int iommu_id;
 
 	/* si_domain and vm domain should not get here. */
-	if (WARN_ON(domain->domain.type != IOMMU_DOMAIN_DMA))
+	if (WARN_ON(!iommu_is_dma_domain(&domain->domain)))
 		return NULL;
 
 	for_each_domain_iommu(iommu_id, domain)
@@ -1034,7 +1034,7 @@ static struct dma_pte *pfn_to_dma_pte(struct dmar_domain *domain,
 			pteval = ((uint64_t)virt_to_dma_pfn(tmp_page) << VTD_PAGE_SHIFT) | DMA_PTE_READ | DMA_PTE_WRITE;
 			if (domain_use_first_level(domain)) {
 				pteval |= DMA_FL_PTE_XD | DMA_FL_PTE_US;
-				if (domain->domain.type == IOMMU_DOMAIN_DMA)
+				if (iommu_is_dma_domain(&domain->domain))
 					pteval |= DMA_FL_PTE_ACCESS;
 			}
 			if (cmpxchg64(&pte->val, 0ULL, pteval))
@@ -2345,7 +2345,7 @@ __domain_mapping(struct dmar_domain *domain, unsigned long iov_pfn,
 	if (domain_use_first_level(domain)) {
 		attr |= DMA_FL_PTE_XD | DMA_FL_PTE_US;
 
-		if (domain->domain.type == IOMMU_DOMAIN_DMA) {
+		if (iommu_is_dma_domain(&domain->domain)) {
 			attr |= DMA_FL_PTE_ACCESS;
 			if (prot & DMA_PTE_WRITE)
 				attr |= DMA_FL_PTE_DIRTY;
@@ -4528,6 +4528,7 @@ static struct iommu_domain *intel_iommu_domain_alloc(unsigned type)
 
 	switch (type) {
 	case IOMMU_DOMAIN_DMA:
+	case IOMMU_DOMAIN_DMA_FQ:
 	case IOMMU_DOMAIN_UNMANAGED:
 		dmar_domain = alloc_domain(0);
 		if (!dmar_domain) {
@@ -5197,12 +5198,8 @@ static void intel_iommu_release_device(struct device *dev)
 
 static void intel_iommu_probe_finalize(struct device *dev)
 {
-	struct iommu_domain *domain = iommu_get_domain_for_dev(dev);
-
-	if (domain && domain->type == IOMMU_DOMAIN_DMA)
-		iommu_setup_dma_ops(dev, 0, U64_MAX);
-	else
-		set_dma_ops(dev, NULL);
+	set_dma_ops(dev, NULL);
+	iommu_setup_dma_ops(dev, 0, U64_MAX);
 }
 
 static void intel_iommu_get_resv_regions(struct device *device,
-- 
2.25.1


_______________________________________________
linux-arm-kernel mailing list
linux-arm-kernel@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/linux-arm-kernel

  parent reply	other threads:[~2021-07-28 16:00 UTC|newest]

Thread overview: 195+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2021-07-28 15:58 [PATCH v2 00/24] iommu: Refactor DMA domain strictness Robin Murphy
2021-07-28 15:58 ` Robin Murphy
2021-07-28 15:58 ` Robin Murphy
2021-07-28 15:58 ` [PATCH v2 01/24] iommu: Pull IOVA cookie management into the core Robin Murphy
2021-07-28 15:58   ` Robin Murphy
2021-07-28 15:58   ` Robin Murphy
2021-07-30  6:06   ` Lu Baolu
2021-07-30  6:06     ` Lu Baolu
2021-07-30  6:06     ` Lu Baolu
2021-07-30  9:32   ` Jean-Philippe Brucker
2021-07-30  9:32     ` Jean-Philippe Brucker
2021-07-30  9:32     ` Jean-Philippe Brucker
2021-07-28 15:58 ` [PATCH v2 02/24] iommu/amd: Drop IOVA cookie management Robin Murphy
2021-07-28 15:58   ` Robin Murphy
2021-07-28 15:58   ` Robin Murphy
2021-07-28 15:58 ` [PATCH v2 03/24] iommu/arm-smmu: " Robin Murphy
2021-07-28 15:58   ` Robin Murphy
2021-07-28 15:58   ` Robin Murphy
2021-07-28 15:58 ` [PATCH v2 04/24] iommu/vt-d: " Robin Murphy
2021-07-28 15:58   ` Robin Murphy
2021-07-28 15:58   ` Robin Murphy
2021-07-30  6:07   ` Lu Baolu
2021-07-30  6:07     ` Lu Baolu
2021-07-30  6:07     ` Lu Baolu
2021-07-28 15:58 ` [PATCH v2 05/24] iommu/exynos: " Robin Murphy
2021-07-28 15:58   ` Robin Murphy
2021-07-28 15:58   ` Robin Murphy
2021-07-28 15:58 ` [PATCH v2 06/24] iommu/ipmmu-vmsa: " Robin Murphy
2021-07-28 15:58   ` Robin Murphy
2021-07-28 15:58   ` Robin Murphy
2021-07-28 15:58 ` [PATCH v2 07/24] iommu/mtk: " Robin Murphy
2021-07-28 15:58   ` Robin Murphy
2021-07-28 15:58   ` Robin Murphy
2021-07-28 15:58 ` [PATCH v2 08/24] iommu/rockchip: " Robin Murphy
2021-07-28 15:58   ` Robin Murphy
2021-07-28 15:58   ` Robin Murphy
2021-07-28 15:58 ` [PATCH v2 09/24] iommu/sprd: " Robin Murphy
2021-07-28 15:58   ` Robin Murphy
2021-07-28 15:58   ` Robin Murphy
2021-07-28 15:58 ` [PATCH v2 10/24] iommu/sun50i: " Robin Murphy
2021-07-28 15:58   ` Robin Murphy
2021-07-28 15:58   ` Robin Murphy
2021-07-28 15:58 ` [PATCH v2 11/24] iommu/virtio: " Robin Murphy
2021-07-28 15:58   ` Robin Murphy
2021-07-28 15:58   ` Robin Murphy
2021-07-30  9:20   ` Jean-Philippe Brucker
2021-07-30  9:20     ` Jean-Philippe Brucker
2021-07-30  9:20     ` Jean-Philippe Brucker
2021-07-28 15:58 ` [PATCH v2 12/24] iommu/dma: Unexport " Robin Murphy
2021-07-28 15:58   ` Robin Murphy
2021-07-28 15:58   ` Robin Murphy
2021-07-30  6:07   ` Lu Baolu
2021-07-30  6:07     ` Lu Baolu
2021-07-30  6:07     ` Lu Baolu
2021-07-30  9:21   ` Jean-Philippe Brucker
2021-07-30  9:21     ` Jean-Philippe Brucker
2021-07-30  9:21     ` Jean-Philippe Brucker
2021-07-28 15:58 ` [PATCH v2 13/24] iommu/dma: Remove redundant "!dev" checks Robin Murphy
2021-07-28 15:58   ` Robin Murphy
2021-07-28 15:58   ` Robin Murphy
2021-07-30  6:08   ` Lu Baolu
2021-07-30  6:08     ` Lu Baolu
2021-07-30  6:08     ` Lu Baolu
2021-07-28 15:58 ` [PATCH v2 14/24] iommu: Introduce explicit type for non-strict DMA domains Robin Murphy
2021-07-28 15:58   ` Robin Murphy
2021-07-28 15:58   ` Robin Murphy
2021-07-30  6:08   ` Lu Baolu
2021-07-30  6:08     ` Lu Baolu
2021-07-30  6:08     ` Lu Baolu
2021-07-30  9:23   ` Jean-Philippe Brucker
2021-07-30  9:23     ` Jean-Philippe Brucker
2021-07-30  9:23     ` Jean-Philippe Brucker
2021-07-28 15:58 ` [PATCH v2 15/24] iommu/amd: Prepare for multiple DMA domain types Robin Murphy
2021-07-28 15:58   ` Robin Murphy
2021-07-28 15:58   ` Robin Murphy
2021-07-28 15:58 ` [PATCH v2 16/24] iommu/arm-smmu: " Robin Murphy
2021-07-28 15:58   ` Robin Murphy
2021-07-28 15:58   ` Robin Murphy
2021-07-28 15:58 ` Robin Murphy [this message]
2021-07-28 15:58   ` [PATCH v2 17/24] iommu/vt-d: " Robin Murphy
2021-07-28 15:58   ` Robin Murphy
2021-07-30  6:09   ` Lu Baolu
2021-07-30  6:09     ` Lu Baolu
2021-07-30  6:09     ` Lu Baolu
2021-07-28 15:58 ` [PATCH v2 18/24] iommu: Express DMA strictness via the domain type Robin Murphy
2021-07-28 15:58   ` Robin Murphy
2021-07-28 15:58   ` Robin Murphy
2021-07-29  7:13   ` Lu Baolu
2021-07-29  7:13     ` Lu Baolu
2021-07-29  7:13     ` Lu Baolu
2021-07-29  9:36     ` Robin Murphy
2021-07-29  9:36       ` Robin Murphy
2021-07-29  9:36       ` Robin Murphy
2021-07-29 12:42       ` Lu Baolu
2021-07-29 12:42         ` Lu Baolu
2021-07-29 12:42         ` Lu Baolu
2021-07-30  6:09       ` Lu Baolu
2021-07-30  6:09         ` Lu Baolu
2021-07-30  6:09         ` Lu Baolu
2021-07-28 15:58 ` [PATCH v2 19/24] iommu: Expose DMA domain strictness via sysfs Robin Murphy
2021-07-28 15:58   ` Robin Murphy
2021-07-28 15:58   ` Robin Murphy
2021-07-30  6:10   ` Lu Baolu
2021-07-30  6:10     ` Lu Baolu
2021-07-30  6:10     ` Lu Baolu
2021-07-30  9:28   ` Jean-Philippe Brucker
2021-07-30  9:28     ` Jean-Philippe Brucker
2021-07-30  9:28     ` Jean-Philippe Brucker
2021-07-30 10:20   ` John Garry
2021-07-30 10:20     ` John Garry
2021-07-30 10:20     ` John Garry
2021-07-28 15:58 ` [PATCH v2 20/24] iommu: Merge strictness and domain type configs Robin Murphy
2021-07-28 15:58   ` Robin Murphy
2021-07-28 15:58   ` Robin Murphy
2021-07-30  6:10   ` Lu Baolu
2021-07-30  6:10     ` Lu Baolu
2021-07-30  6:10     ` Lu Baolu
2021-07-30  9:29   ` Jean-Philippe Brucker
2021-07-30  9:29     ` Jean-Philippe Brucker
2021-07-30  9:29     ` Jean-Philippe Brucker
2021-07-30  9:33   ` John Garry
2021-07-30  9:33     ` John Garry
2021-07-30  9:33     ` John Garry
2021-07-28 15:58 ` [PATCH v2 21/24] iommu/dma: Factor out flush queue init Robin Murphy
2021-07-28 15:58   ` Robin Murphy
2021-07-28 15:58   ` Robin Murphy
2021-07-30  6:11   ` Lu Baolu
2021-07-30  6:11     ` Lu Baolu
2021-07-30  6:11     ` Lu Baolu
2021-07-30  9:20   ` John Garry
2021-07-30  9:20     ` John Garry
2021-07-30  9:20     ` John Garry
2021-07-28 15:58 ` [PATCH v2 22/24] iommu: Allow enabling non-strict mode dynamically Robin Murphy
2021-07-28 15:58   ` Robin Murphy
2021-07-28 15:58   ` Robin Murphy
2021-07-30  6:11   ` Lu Baolu
2021-07-30  6:11     ` Lu Baolu
2021-07-30  6:11     ` Lu Baolu
2021-07-30  9:24   ` John Garry
2021-07-30  9:24     ` John Garry
2021-07-30  9:24     ` John Garry
2021-07-28 15:58 ` [PATCH v2 23/24] iommu/arm-smmu: Allow non-strict in pgtable_quirks interface Robin Murphy
2021-07-28 15:58   ` Robin Murphy
2021-07-28 15:58   ` Robin Murphy
2021-08-02 13:04   ` Will Deacon
2021-08-02 13:04     ` Will Deacon
2021-08-02 13:04     ` Will Deacon
2021-08-02 14:15     ` Robin Murphy
2021-08-02 14:15       ` Robin Murphy
2021-08-02 14:15       ` Robin Murphy
2021-08-03 10:36       ` Will Deacon
2021-08-03 10:36         ` Will Deacon
2021-08-03 10:36         ` Will Deacon
2021-08-03 12:13         ` Robin Murphy
2021-08-03 12:13           ` Robin Murphy
2021-08-03 12:13           ` Robin Murphy
2021-08-03 12:35           ` Will Deacon
2021-08-03 12:35             ` Will Deacon
2021-08-03 12:35             ` Will Deacon
2021-07-28 15:58 ` [PATCH v2 24/24] iommu: Only log strictness for DMA domains Robin Murphy
2021-07-28 15:58   ` Robin Murphy
2021-07-28 15:58   ` Robin Murphy
2021-07-29  9:04   ` John Garry
2021-07-29  9:04     ` John Garry
2021-07-29  9:04     ` John Garry
2021-07-30  6:12   ` Lu Baolu
2021-07-30  6:12     ` Lu Baolu
2021-07-30  6:12     ` Lu Baolu
2021-07-29  2:55 ` [PATCH v2 00/24] iommu: Refactor DMA domain strictness chenxiang (M)
2021-07-29  2:55   ` chenxiang (M)
2021-07-29  2:55   ` chenxiang (M)
2021-07-29 10:59   ` Robin Murphy
2021-07-29 10:59     ` Robin Murphy
2021-07-29 10:59     ` Robin Murphy
2021-07-30  1:21     ` chenxiang (M)
2021-07-30  1:21       ` chenxiang (M)
2021-07-30  1:21       ` chenxiang (M)
2021-07-29 15:04 ` Heiko Stübner
2021-07-29 15:04   ` Heiko Stübner
2021-07-29 15:04   ` Heiko Stübner
2021-07-29 15:43   ` Robin Murphy
2021-07-29 15:43     ` Robin Murphy
2021-07-29 15:43     ` Robin Murphy
2021-07-29 15:53     ` Heiko Stübner
2021-07-29 15:53       ` Heiko Stübner
2021-07-29 15:53       ` Heiko Stübner
2021-07-29 16:29       ` Robin Murphy
2021-07-29 16:29         ` Robin Murphy
2021-07-29 16:29         ` Robin Murphy
2021-07-29 22:33 ` Doug Anderson
2021-07-29 22:33   ` Doug Anderson
2021-07-29 22:33   ` Doug Anderson
2021-07-30  0:06   ` Doug Anderson
2021-07-30  0:06     ` Doug Anderson
2021-07-30  0:06     ` Doug Anderson

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=3cf1ab93d3a4868db3b2e60c7c9781619e449694.1627468309.git.robin.murphy@arm.com \
    --to=robin.murphy@arm.com \
    --cc=baolu.lu@linux.intel.com \
    --cc=dianders@chromium.org \
    --cc=iommu@lists.linux-foundation.org \
    --cc=john.garry@huawei.com \
    --cc=joro@8bytes.org \
    --cc=linux-arm-kernel@lists.infradead.org \
    --cc=linux-kernel@vger.kernel.org \
    --cc=suravee.suthikulpanit@amd.com \
    --cc=will@kernel.org \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.