From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id D8F4CC433EF for ; Thu, 28 Apr 2022 08:49:46 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1344383AbiD1Iw6 (ORCPT ); Thu, 28 Apr 2022 04:52:58 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:58504 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S235742AbiD1Iwt (ORCPT ); Thu, 28 Apr 2022 04:52:49 -0400 Received: from ssl.serverraum.org (ssl.serverraum.org [176.9.125.105]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 31E23E39; Thu, 28 Apr 2022 01:49:35 -0700 (PDT) Received: from ssl.serverraum.org (web.serverraum.org [172.16.0.2]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by ssl.serverraum.org (Postfix) with ESMTPSA id 52C8C2223E; Thu, 28 Apr 2022 10:49:33 +0200 (CEST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=walle.cc; s=mail2016061301; t=1651135773; h=from:from:reply-to:subject:subject:date:date:message-id:message-id: to:to:cc:cc:mime-version:mime-version:content-type:content-type: content-transfer-encoding:content-transfer-encoding: in-reply-to:in-reply-to:references:references; bh=P2pwpjeZXYBwdxjOz40EBb8Vf61H0PdhcVwupPQTT9A=; b=jNJK7lMYQS6i38OCK75omJ4zgyr04BrrphLzA+4xTmusKkB+vjui5D6PTQmd+fEV0X1k8r GswFWYTTuks66Doniw7j8nPns4omhQFrON4XnsRXdbre0Ut2Ik3et26Sc7aC6ANS9G+lFG f7/KDMNQTtKUpLeY4573RsdptXWGBPM= MIME-Version: 1.0 Content-Type: text/plain; charset=US-ASCII; format=flowed Content-Transfer-Encoding: 7bit Date: Thu, 28 Apr 2022 10:49:33 +0200 From: Michael Walle To: Rob Herring , Krzysztof Kozlowski , Nicolas Ferre , Kavyasree Kotagiri Cc: devicetree@vger.kernel.org, linux-kernel@vger.kernel.org Subject: Re: [PATCH] ARM: dts: lan966x: fix sys_clk frequency In-Reply-To: <20220326194028.2945985-1-michael@walle.cc> References: <20220326194028.2945985-1-michael@walle.cc> User-Agent: Roundcube Webmail/1.4.13 Message-ID: <3e860b122533f488c053abe0f3ff03eb@walle.cc> X-Sender: michael@walle.cc Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Am 2022-03-26 20:40, schrieb Michael Walle: > The sys_clk frequency is 165.625MHz. The register reference of the > Generic Clock controller lists the CPU clock as 600MHz, the DDR clock > as > 300MHz and the SYS clock as 162.5MHz. This is wrong. It was first > noticed during the fan driver development and it was measured and > verified via the CLK_MON output of the SoC which can be configured to > output sys_clk/64. > > The core PLL settings (which drives the SYS clock) seems to be as > follows: > DIVF = 52 > DIVQ = 3 > DIVR = 1 > > With a refernce clock of 25MHz, this means we have a post divider clock > Fpfd = Fref / (DIVR + 1) = 25MHz / (1 + 1) = 12.5MHz > > The resulting VCO frequency is then > Fvco = Fpfd * (DIVF + 1) * 2 = 12.5MHz * (52 + 1) * 2 = 1325MHz > > And the output frequency is > Fout = Fvco / 2^DIVQ = 1325MHz / 2^3 = 165.625Mhz > > This all adds up to the constrains of the PLL: > 10MHz <= Fpfd <= 200MHz > 20MHz <= Fout <= 1000MHz > 1000MHz <= Fvco <= 2000MHz > > Fixes: 290deaa10c50 ("ARM: dts: add DT for lan966 SoC and 2-port board > pcb8291") > Signed-off-by: Michael Walle Ping :) Btw. this is also true for the new B0 silicon. I just verified it with the CLK_MON output. -michael