From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-15.3 required=3.0 tests=BAYES_00, HEADER_FROM_DIFFERENT_DOMAINS,INCLUDES_CR_TRAILER,INCLUDES_PATCH, MAILING_LIST_MULTI,NICE_REPLY_A,SPF_HELO_NONE,SPF_PASS,URIBL_BLOCKED, USER_AGENT_SANE_1 autolearn=ham autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id 19888C433DB for ; Fri, 15 Jan 2021 05:30:01 +0000 (UTC) Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by mail.kernel.org (Postfix) with ESMTP id BEE90239EF for ; Fri, 15 Jan 2021 05:30:00 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1728958AbhAOF3o (ORCPT ); Fri, 15 Jan 2021 00:29:44 -0500 Received: from foss.arm.com ([217.140.110.172]:60292 "EHLO foss.arm.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726634AbhAOF3l (ORCPT ); Fri, 15 Jan 2021 00:29:41 -0500 Received: from usa-sjc-imap-foss1.foss.arm.com (unknown [10.121.207.14]) by usa-sjc-mx-foss1.foss.arm.com (Postfix) with ESMTP id 7210CED1; Thu, 14 Jan 2021 21:28:53 -0800 (PST) Received: from [192.168.0.130] (unknown [172.31.20.19]) by usa-sjc-imap-foss1.foss.arm.com (Postfix) with ESMTPSA id AF4113F70D; Thu, 14 Jan 2021 21:28:50 -0800 (PST) Subject: Re: [PATCH V2 10/11] coresight: sink: Add TRBE driver To: Suzuki K Poulose , linux-arm-kernel@lists.infradead.org, coresight@lists.linaro.org Cc: mathieu.poirier@linaro.org, mike.leach@linaro.org, Linu Cherian , linux-kernel@vger.kernel.org References: <1610511498-4058-1-git-send-email-anshuman.khandual@arm.com> <1610511498-4058-11-git-send-email-anshuman.khandual@arm.com> From: Anshuman Khandual Message-ID: <43bc1738-040c-1e48-b8f1-d337dcfcff2e@arm.com> Date: Fri, 15 Jan 2021 10:59:05 +0530 User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:68.0) Gecko/20100101 Thunderbird/68.10.0 MIME-Version: 1.0 In-Reply-To: Content-Type: text/plain; charset=utf-8 Content-Language: en-US Content-Transfer-Encoding: 8bit Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On 1/13/21 8:58 PM, Suzuki K Poulose wrote: > Hi Anshuman, > > The driver looks overall good to me. Please find some minor comments below > > On 1/13/21 4:18 AM, Anshuman Khandual wrote: >> Trace Buffer Extension (TRBE) implements a trace buffer per CPU which is >> accessible via the system registers. The TRBE supports different addressing >> modes including CPU virtual address and buffer modes including the circular >> buffer mode. The TRBE buffer is addressed by a base pointer (TRBBASER_EL1), >> an write pointer (TRBPTR_EL1) and a limit pointer (TRBLIMITR_EL1). But the >> access to the trace buffer could be prohibited by a higher exception level >> (EL3 or EL2), indicated by TRBIDR_EL1.P. The TRBE can also generate a CPU >> private interrupt (PPI) on address translation errors and when the buffer >> is full. Overall implementation here is inspired from the Arm SPE driver. >> >> Cc: Mathieu Poirier >> Cc: Mike Leach >> Cc: Suzuki K Poulose >> Signed-off-by: Anshuman Khandual >> --- >> Changes in V2: >> >> - Dropped irq from coresight sysfs documentation >> - Renamed get_trbe_limit() as compute_trbe_buffer_limit() >> - Dropped SYSTEM_RUNNING check for system_state >> - Dropped .data value from arm_trbe_of_match[] >> - Dropped [set|get]_trbe_[trig|fill]_mode() helpers >> - Dropped clearing TRBSR_FSC_MASK from TRBE status register >> - Added a comment in arm_trbe_update_buffer() >> - Updated comment for ETE_IGNORE_PACKET >> - Updated comment for basic TRBE operation >> - Updated TRBE buffer and trigger mode macros >> - Restructured trbe_enable_hw() >> - Updated trbe_snapshot_offset() to use the entire buffer >> - Changed dsb(ish) as dsb(nsh) during the buffer flush >> - Renamed set_trbe_flush() as trbe_drain_buffer() >> - Renamed trbe_disable_and_drain_local() as trbe_drain_and_disable_local() >> - Reworked sync in trbe_enable_hw(), trbe_update_buffer() and arm_trbe_irq_handler() >> >>   Documentation/trace/coresight/coresight-trbe.rst |  39 + >>   arch/arm64/include/asm/sysreg.h                  |   2 + >>   drivers/hwtracing/coresight/Kconfig              |  11 + >>   drivers/hwtracing/coresight/Makefile             |   1 + >>   drivers/hwtracing/coresight/coresight-trbe.c     | 966 +++++++++++++++++++++++ >>   drivers/hwtracing/coresight/coresight-trbe.h     | 216 +++++ >>   6 files changed, 1235 insertions(+) >>   create mode 100644 Documentation/trace/coresight/coresight-trbe.rst >>   create mode 100644 drivers/hwtracing/coresight/coresight-trbe.c >>   create mode 100644 drivers/hwtracing/coresight/coresight-trbe.h >> >> diff --git a/Documentation/trace/coresight/coresight-trbe.rst b/Documentation/trace/coresight/coresight-trbe.rst >> new file mode 100644 >> index 0000000..1cbb819 >> --- /dev/null >> +++ b/Documentation/trace/coresight/coresight-trbe.rst >> @@ -0,0 +1,39 @@ >> +.. SPDX-License-Identifier: GPL-2.0 >> + >> +============================== >> +Trace Buffer Extension (TRBE). >> +============================== >> + >> +    :Author:   Anshuman Khandual >> +    :Date:     November 2020 >> + >> +Hardware Description >> +-------------------- >> + >> +Trace Buffer Extension (TRBE) is a percpu hardware which captures in system >> +memory, CPU traces generated from a corresponding percpu tracing unit. This >> +gets plugged in as a coresight sink device because the corresponding trace >> +genarators (ETE), are plugged in as source device. >> + >> +The TRBE is not compliant to CoreSight architecture specifications, but is >> +driven via the CoreSight driver framework to support the ETE (which is >> +CoreSight compliant) integration. >> + >> +Sysfs files and directories >> +--------------------------- >> + >> +The TRBE devices appear on the existing coresight bus alongside the other >> +coresight devices:: >> + >> +    >$ ls /sys/bus/coresight/devices >> +    trbe0  trbe1  trbe2 trbe3 >> + >> +The ``trbe`` named TRBEs are associated with a CPU.:: >> + >> +    >$ ls /sys/bus/coresight/devices/trbe0/ >> +        align dbm >> + >> +*Key file items are:-* >> +   * ``align``: TRBE write pointer alignment >> +   * ``dbm``: TRBE updates memory with access and dirty flags >> + >> diff --git a/arch/arm64/include/asm/sysreg.h b/arch/arm64/include/asm/sysreg.h >> index d60750e7..d7e65f0 100644 >> --- a/arch/arm64/include/asm/sysreg.h >> +++ b/arch/arm64/include/asm/sysreg.h >> @@ -97,6 +97,7 @@ >>   #define SET_PSTATE_UAO(x)        __emit_inst(0xd500401f | PSTATE_UAO | ((!!x) << PSTATE_Imm_shift)) >>   #define SET_PSTATE_SSBS(x)        __emit_inst(0xd500401f | PSTATE_SSBS | ((!!x) << PSTATE_Imm_shift)) >>   #define SET_PSTATE_TCO(x)        __emit_inst(0xd500401f | PSTATE_TCO | ((!!x) << PSTATE_Imm_shift)) >> +#define TSB_CSYNC            __emit_inst(0xd503225f) >>     #define set_pstate_pan(x)        asm volatile(SET_PSTATE_PAN(x)) >>   #define set_pstate_uao(x)        asm volatile(SET_PSTATE_UAO(x)) >> @@ -880,6 +881,7 @@ >>   #define ID_AA64MMFR2_CNP_SHIFT        0 >>     /* id_aa64dfr0 */ >> +#define ID_AA64DFR0_TRBE_SHIFT        44 >>   #define ID_AA64DFR0_TRACE_FILT_SHIFT    40 >>   #define ID_AA64DFR0_DOUBLELOCK_SHIFT    36 >>   #define ID_AA64DFR0_PMSVER_SHIFT    32 >> diff --git a/drivers/hwtracing/coresight/Kconfig b/drivers/hwtracing/coresight/Kconfig >> index f154ae7..aa657ab 100644 >> --- a/drivers/hwtracing/coresight/Kconfig >> +++ b/drivers/hwtracing/coresight/Kconfig >> @@ -164,6 +164,17 @@ config CORESIGHT_CTI >>         To compile this driver as a module, choose M here: the >>         module will be called coresight-cti. >>   +config CORESIGHT_TRBE >> +    bool "Trace Buffer Extension (TRBE) driver" >> +    depends on ARM64 >> +    help >> +      This driver provides support for percpu Trace Buffer Extension (TRBE). >> +      TRBE always needs to be used along with it's corresponding percpu ETE >> +      component. ETE generates trace data which is then captured with TRBE. >> +      Unlike traditional sink devices, TRBE is a CPU feature accessible via >> +      system registers. But it's explicit dependency with trace unit (ETE) >> +      requires it to be plugged in as a coresight sink device. >> + >>   config CORESIGHT_CTI_INTEGRATION_REGS >>       bool "Access CTI CoreSight Integration Registers" >>       depends on CORESIGHT_CTI >> diff --git a/drivers/hwtracing/coresight/Makefile b/drivers/hwtracing/coresight/Makefile >> index f20e357..d608165 100644 >> --- a/drivers/hwtracing/coresight/Makefile >> +++ b/drivers/hwtracing/coresight/Makefile >> @@ -21,5 +21,6 @@ obj-$(CONFIG_CORESIGHT_STM) += coresight-stm.o >>   obj-$(CONFIG_CORESIGHT_CPU_DEBUG) += coresight-cpu-debug.o >>   obj-$(CONFIG_CORESIGHT_CATU) += coresight-catu.o >>   obj-$(CONFIG_CORESIGHT_CTI) += coresight-cti.o >> +obj-$(CONFIG_CORESIGHT_TRBE) += coresight-trbe.o >>   coresight-cti-y := coresight-cti-core.o    coresight-cti-platform.o \ >>              coresight-cti-sysfs.o >> diff --git a/drivers/hwtracing/coresight/coresight-trbe.c b/drivers/hwtracing/coresight/coresight-trbe.c >> new file mode 100644 >> index 0000000..ddc1d34 >> --- /dev/null >> +++ b/drivers/hwtracing/coresight/coresight-trbe.c >> @@ -0,0 +1,966 @@ >> +// SPDX-License-Identifier: GPL-2.0 >> +/* >> + * This driver enables Trace Buffer Extension (TRBE) as a per-cpu coresight >> + * sink device could then pair with an appropriate per-cpu coresight source >> + * device (ETE) thus generating required trace data. Trace can be enabled >> + * via the perf framework. >> + * >> + * Copyright (C) 2020 ARM Ltd. >> + * >> + * Author: Anshuman Khandual >> + */ >> +#define DRVNAME "arm_trbe" >> + >> +#define pr_fmt(fmt) DRVNAME ": " fmt >> + >> +#include "coresight-trbe.h" >> + >> +#define PERF_IDX2OFF(idx, buf) ((idx) % ((buf)->nr_pages << PAGE_SHIFT)) >> + >> +/* >> + * A padding packet that will help the user space tools >> + * in skipping relevant sections in the captured trace >> + * data which could not be decoded. TRBE doesn't support >> + * formatting the trace data, unlike the legacy CoreSight >> + * sinks and thus we use ETE trace packets to pad the >> + * sections of the buffer. >> + */ >> +#define ETE_IGNORE_PACKET 0x70 >> + >> +enum trbe_fault_action { >> +    TRBE_FAULT_ACT_WRAP, >> +    TRBE_FAULT_ACT_SPURIOUS, >> +    TRBE_FAULT_ACT_FATAL, >> +}; >> + >> +struct trbe_buf { >> +    unsigned long trbe_base; >> +    unsigned long trbe_limit; >> +    unsigned long trbe_write; >> +    int nr_pages; >> +    void **pages; >> +    bool snapshot; >> +    struct trbe_cpudata *cpudata; >> +}; >> + >> +struct trbe_cpudata { >> +    bool trbe_dbm; >> +    u64 trbe_align; >> +    int cpu; >> +    enum cs_mode mode; >> +    struct trbe_buf *buf; >> +    struct trbe_drvdata *drvdata; >> +}; >> + >> +struct trbe_drvdata { >> +    struct trbe_cpudata __percpu *cpudata; >> +    struct perf_output_handle __percpu **handle; >> +    struct hlist_node hotplug_node; >> +    int irq; >> +    cpumask_t supported_cpus; >> +    enum cpuhp_state trbe_online; >> +    struct platform_device *pdev; >> +}; >> + >> +static int trbe_alloc_node(struct perf_event *event) >> +{ >> +    if (event->cpu == -1) >> +        return NUMA_NO_NODE; >> +    return cpu_to_node(event->cpu); >> +} >> + >> +static void trbe_drain_buffer(void) >> +{ >> +    asm(TSB_CSYNC); >> +    dsb(nsh); >> +} >> + >> +static void trbe_drain_and_disable_local(void) >> +{ >> +    trbe_drain_buffer(); >> +    write_sysreg_s(0, SYS_TRBLIMITR_EL1); >> +    isb(); >> +} >> + >> +static void trbe_reset_local(void) >> +{ >> +    trbe_drain_and_disable_local(); >> +    write_sysreg_s(0, SYS_TRBPTR_EL1); >> +    write_sysreg_s(0, SYS_TRBBASER_EL1); >> +    write_sysreg_s(0, SYS_TRBSR_EL1); >> +    isb(); > > This is isb() is not necessary. Dropped. > >> +} >> + >> +/* >> + * TRBE Buffer Management >> + * >> + * The TRBE buffer spans from the base pointer till the limit pointer. When enabled, >> + * it starts writing trace data from the write pointer onward till the limit pointer. > > >> + * When the write pointer reaches the address just before the limit pointer, it gets >> + * wrapped around again to the base pointer. This is called a TRBE wrap event, which >> + * generates a maintenance interrupt when operated in WRAP or STOP mode. > > According to the TRM, it is FILL mode, instead of STOP. So please change the above to: > > "operated in WRAP or FILL mode". Updated. > > >>     The write >> + * pointer again starts writing trace data from the base pointer until just before >> + * the limit pointer before getting wrapped again with an IRQ and this process just >> + * goes on as long as the TRBE is enabled. > > This could be dropped as it applies to WRAP/CIRCULAR buffer mode, which we don't use. Probably this could be changed a bit to match the FILL mode. Because it is essential to describe the continuous nature of the buffer operation, even in the FILL mode. * After TRBE * IRQ gets handled and enabled again, write pointer again starts writing trace data * from the base pointer until just before the limit pointer before getting wrapped * again with an IRQ and this process just goes on as long as the TRBE is enabled. > > >> + * >> + *    Wrap around with an IRQ >> + *    ------ < ------ < ------- < ----- < ----- >> + *    |                    | >> + *    ------ > ------ > ------- > ----- > ----- >> + * >> + *    +---------------+-----------------------+ >> + *    |        |            | >> + *    +---------------+-----------------------+ >> + *    Base Pointer    Write Pointer        Limit Pointer >> + * >> + * The base and limit pointers always needs to be PAGE_SIZE aligned. But the write >> + * pointer can be aligned to the implementation defined TRBE trace buffer alignment >> + * as captured in trbe_cpudata->trbe_align. >> + * >> + * >> + *        head        tail        wakeup >> + *    +---------------------------------------+----- ~ ~ ------ >> + *    |$$$$$$$|################|$$$$$$$$$$$$$$|        | >> + *    +---------------------------------------+----- ~ ~ ------ >> + *    Base Pointer    Write Pointer        Limit Pointer >> + * >> + * The perf_output_handle indices (head, tail, wakeup) are monotonically increasing >> + * values which tracks all the driver writes and user reads from the perf auxiliary >> + * buffer. Generally [head..tail] is the area where the driver can write into unless >> + * the wakeup is behind the tail. Enabled TRBE buffer span needs to be adjusted and >> + * configured depending on the perf_output_handle indices, so that the driver does >> + * not override into areas in the perf auxiliary buffer which is being or yet to be >> + * consumed from the user space. The enabled TRBE buffer area is a moving subset of >> + * the allocated perf auxiliary buffer. >> + */ >> +static void trbe_pad_buf(struct perf_output_handle *handle, int len) >> +{ >> +    struct trbe_buf *buf = etm_perf_sink_config(handle); >> +    u64 head = PERF_IDX2OFF(handle->head, buf); >> + >> +    memset((void *) buf->trbe_base + head, ETE_IGNORE_PACKET, len); > > minor nit: You don't need a space after "(type *)" for casting, here and below at > some other places. Fixed. > >> +    if (!buf->snapshot) >> +        perf_aux_output_skip(handle, len); >> +} >> + >> +static unsigned long trbe_snapshot_offset(struct perf_output_handle *handle) >> +{ >> +    struct trbe_buf *buf = etm_perf_sink_config(handle); >> + >> +    /* >> +     * The ETE trace has alignment synchronization packets allowing >> +     * the decoder to reset in case of an overflow or corruption. >> +     * So we can use the entire buffer for the snapshot mode. >> +     */ >> +    return buf->nr_pages * PAGE_SIZE; >> +} >> + >> +/* >> + * TRBE Limit Calculation >> + * >> + * The following markers are used to illustrate various TRBE buffer situations. >> + * >> + * $$$$ - Data area, unconsumed captured trace data, not to be overridden >> + * #### - Free area, enabled, trace will be written >> + * %%%% - Free area, disabled, trace will not be written >> + * ==== - Free area, padded with ETE_IGNORE_PACKET, trace will be skipped >> + */ >> +static unsigned long trbe_normal_offset(struct perf_output_handle *handle) >> +{ >> +    struct trbe_buf *buf = etm_perf_sink_config(handle); >> +    struct trbe_cpudata *cpudata = buf->cpudata; >> +    const u64 bufsize = buf->nr_pages * PAGE_SIZE; >> +    u64 limit = bufsize; >> +    u64 head, tail, wakeup; >> + >> +    head = PERF_IDX2OFF(handle->head, buf); >> + >> +    /* >> +     *        head >> +     *    ------->| >> +     *    | >> +     *    head    TRBE align    tail >> +     * +----|-------|---------------|-------+ >> +     * |$$$$|=======|###############|$$$$$$$| >> +     * +----|-------|---------------|-------+ >> +     * trbe_base                trbe_base + nr_pages >> +     * >> +     * Perf aux buffer output head position can be misaligned depending on >> +     * various factors including user space reads. In case misaligned, head >> +     * needs to be aligned before TRBE can be configured. Pad the alignment >> +     * gap with ETE_IGNORE_PACKET bytes that will be ignored by user tools >> +     * and skip this section thus advancing the head. >> +     */ >> +    if (!IS_ALIGNED(head, cpudata->trbe_align)) { >> +        unsigned long delta = roundup(head, cpudata->trbe_align) - head; >> + >> +        delta = min(delta, handle->size); >> +        trbe_pad_buf(handle, delta); >> +        head = PERF_IDX2OFF(handle->head, buf); >> +    } >> + >> +    /* >> +     *    head = tail (size = 0) >> +     * +----|-------------------------------+ >> +     * |$$$$|$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$    | >> +     * +----|-------------------------------+ >> +     * trbe_base                trbe_base + nr_pages >> +     * >> +     * Perf aux buffer does not have any space for the driver to write into. >> +     * Just communicate trace truncation event to the user space by marking >> +     * it with PERF_AUX_FLAG_TRUNCATED. >> +     */ >> +    if (!handle->size) { >> +        perf_aux_output_flag(handle, PERF_AUX_FLAG_TRUNCATED); >> +        return 0; >> +    } >> + >> +    /* Compute the tail and wakeup indices now that we've aligned head */ >> +    tail = PERF_IDX2OFF(handle->head + handle->size, buf); >> +    wakeup = PERF_IDX2OFF(handle->wakeup, buf); >> + >> +    /* >> +     * Lets calculate the buffer area which TRBE could write into. There >> +     * are three possible scenarios here. Limit needs to be aligned with >> +     * PAGE_SIZE per the TRBE requirement. Always avoid clobbering the >> +     * unconsumed data. >> +     * >> +     * 1) head < tail >> +     * >> +     *    head            tail >> +     * +----|-----------------------|-------+ >> +     * |$$$$|#######################|$$$$$$$| >> +     * +----|-----------------------|-------+ >> +     * trbe_base            limit    trbe_base + nr_pages >> +     * >> +     * TRBE could write into [head..tail] area. Unless the tail is right at >> +     * the end of the buffer, neither an wrap around nor an IRQ is expected >> +     * while being enabled. >> +     * >> +     * 2) head == tail >> +     * >> +     *    head = tail (size > 0) >> +     * +----|-------------------------------+ >> +     * |%%%%|###############################| >> +     * +----|-------------------------------+ >> +     * trbe_base                limit = trbe_base + nr_pages >> +     * >> +     * TRBE should just write into [head..base + nr_pages] area even though >> +     * the entire buffer is empty. Reason being, when the trace reaches the >> +     * end of the buffer, it will just wrap around with an IRQ giving an >> +     * opportunity to reconfigure the buffer. >> +     * >> +     * 3) tail < head >> +     * >> +     *    tail            head >> +     * +----|-----------------------|-------+ >> +     * |%%%%|$$$$$$$$$$$$$$$$$$$$$$$|#######| >> +     * +----|-----------------------|-------+ >> +     * trbe_base                limit = trbe_base + nr_pages >> +     * >> +     * TRBE should just write into [head..base + nr_pages] area even though >> +     * the [trbe_base..tail] is also empty. Reason being, when the trace >> +     * reaches the end of the buffer, it will just wrap around with an IRQ >> +     * giving an opportunity to reconfigure the buffer. >> +     */ >> +    if (head < tail) >> +        limit = round_down(tail, PAGE_SIZE); >> + >> +    /* >> +     * Wakeup may be arbitrarily far into the future. If it's not in the >> +     * current generation, either we'll wrap before hitting it, or it's >> +     * in the past and has been handled already. >> +     * >> +     * If there's a wakeup before we wrap, arrange to be woken up by the >> +     * page boundary following it. Keep the tail boundary if that's lower. >> +     * >> +     *    head        wakeup    tail >> +     * +----|---------------|-------|-------+ >> +     * |$$$$|###############|%%%%%%%|$$$$$$$| >> +     * +----|---------------|-------|-------+ >> +     * trbe_base        limit        trbe_base + nr_pages >> +     */ >> +    if (handle->wakeup < (handle->head + handle->size) && head <= wakeup) >> +        limit = min(limit, round_up(wakeup, PAGE_SIZE)); >> + >> +    /* >> +     * There are two situation when this can happen i.e limit is before >> +     * the head and hence TRBE cannot be configured. >> +     * >> +     * 1) head < tail (aligned down with PAGE_SIZE) and also they are both >> +     * within the same PAGE size range. >> +     * >> +     *            PAGE_SIZE >> +     *        |----------------------| >> +     * >> +     *        limit    head    tail >> +     * +------------|------|--------|-------+ >> +     * |$$$$$$$$$$$$$$$$$$$|========|$$$$$$$| >> +     * +------------|------|--------|-------+ >> +     * trbe_base                trbe_base + nr_pages >> +     * >> +     * 2) head < wakeup (aligned up with PAGE_SIZE) < tail and also both >> +     * head and wakeup are within same PAGE size range. >> +     * >> +     *        PAGE_SIZE >> +     *    |----------------------| >> +     * >> +     *    limit    head    wakeup  tail >> +     * +----|------|-------|--------|-------+ >> +     * |$$$$$$$$$$$|=======|========|$$$$$$$| >> +     * +----|------|-------|--------|-------+ >> +     * trbe_base                trbe_base + nr_pages >> +     */ >> +    if (limit > head) >> +        return limit; >> + >> +    trbe_pad_buf(handle, handle->size); >> +    perf_aux_output_flag(handle, PERF_AUX_FLAG_TRUNCATED); >> +    return 0; >> +} >> + >> +static unsigned long compute_trbe_buffer_limit(struct perf_output_handle *handle) >> +{ >> +    struct trbe_buf *buf = etm_perf_sink_config(handle); >> +    unsigned long offset; >> + >> +    if (buf->snapshot) >> +        offset = trbe_snapshot_offset(handle); >> +    else >> +        offset = trbe_normal_offset(handle); >> +    return buf->trbe_base + offset; >> +} >> + >> +static void clr_trbe_status(void) >> +{ >> +    u64 trbsr = read_sysreg_s(SYS_TRBSR_EL1); >> + >> +    WARN_ON(is_trbe_enabled()); >> +    trbsr &= ~TRBSR_IRQ; >> +    trbsr &= ~TRBSR_TRG; >> +    trbsr &= ~TRBSR_WRAP; >> +    trbsr &= ~(TRBSR_EC_MASK << TRBSR_EC_SHIFT); >> +    trbsr &= ~(TRBSR_BSC_MASK << TRBSR_BSC_SHIFT); >> +    trbsr &= ~TRBSR_STOP; >> +    write_sysreg_s(trbsr, SYS_TRBSR_EL1); >> +} >> + >> +static void set_trbe_limit_pointer_enabled(unsigned long addr) >> +{ >> +    u64 trblimitr = read_sysreg_s(SYS_TRBLIMITR_EL1); >> + >> +    WARN_ON(!IS_ALIGNED(addr, (1UL << TRBLIMITR_LIMIT_SHIFT))); >> +    WARN_ON(!IS_ALIGNED(addr, PAGE_SIZE)); >> + >> +    trblimitr &= ~TRBLIMITR_NVM; >> +    trblimitr &= ~(TRBLIMITR_FILL_MODE_MASK << TRBLIMITR_FILL_MODE_SHIFT); >> +    trblimitr &= ~(TRBLIMITR_TRIG_MODE_MASK << TRBLIMITR_TRIG_MODE_SHIFT); >> +    trblimitr &= ~(TRBLIMITR_LIMIT_MASK << TRBLIMITR_LIMIT_SHIFT); >> + >> +    /* >> +     * Fill trace buffer mode is used here while configuring the >> +     * TRBE for trace capture. In this particular mode, the trace >> +     * collection is stopped and a maintenance interrupt is raised >> +     * when the current write pointer wraps. This pause in trace >> +     * collection gives the software an opportunity to capture the >> +     * trace data in the interrupt handler, before reconfiguring >> +     * the TRBE. >> +     */ >> +    trblimitr |= (TRBE_FILL_MODE_FILL & TRBLIMITR_FILL_MODE_MASK) << TRBLIMITR_FILL_MODE_SHIFT; >> + >> +    /* >> +     * Trigger mode is not used here while configuring the TRBE for >> +     * the trace capture. Hence just keep this in the ignore mode. >> +     */ >> +    trblimitr |= (TRBE_TRIG_MODE_IGNORE & TRBLIMITR_TRIG_MODE_MASK) << TRBLIMITR_TRIG_MODE_SHIFT; >> +    trblimitr |= (addr & PAGE_MASK); >> + >> +    trblimitr |= TRBLIMITR_ENABLE; >> +    write_sysreg_s(trblimitr, SYS_TRBLIMITR_EL1); >> +} >> + >> +static void trbe_enable_hw(struct trbe_buf *buf) >> +{ >> +    WARN_ON(buf->trbe_write < buf->trbe_base); >> +    WARN_ON(buf->trbe_write >= buf->trbe_limit); >> +    set_trbe_disabled(); >> +    isb(); >> +    clr_trbe_status(); >> +    set_trbe_base_pointer(buf->trbe_base); >> +    set_trbe_write_pointer(buf->trbe_write); >> + >> +    /* >> +     * Synchronize all the register updates >> +     * till now before enabling the TRBE. >> +     */ >> +    isb(); >> +    set_trbe_limit_pointer_enabled(buf->trbe_limit); >> + >> +    /* Synchronize the TRBE enable event */ >> +    isb(); >> +} >> + >> +static void *arm_trbe_alloc_buffer(struct coresight_device *csdev, >> +                   struct perf_event *event, void **pages, >> +                   int nr_pages, bool snapshot) >> +{ >> +    struct trbe_buf *buf; >> +    struct page **pglist; >> +    int i; >> + >> +    if ((nr_pages < 2) || (snapshot && (nr_pages & 1))) > > This restriction on snapshot could be removed now, since we use the > full buffer. Dropped only the second condition here i.e (snapshot && (nr_pages & 1). Just wondering if the aux buffer could work with a single page so that the first condition can also be dropped. > >> +        return NULL; >> + >> +    buf = kzalloc_node(sizeof(*buf), GFP_KERNEL, trbe_alloc_node(event)); >> +    if (IS_ERR(buf)) >> +        return ERR_PTR(-ENOMEM); >> + >> +    pglist = kcalloc(nr_pages, sizeof(*pglist), GFP_KERNEL); >> +    if (IS_ERR(pglist)) { >> +        kfree(buf); >> +        return ERR_PTR(-ENOMEM); >> +    } >> + >> +    for (i = 0; i < nr_pages; i++) >> +        pglist[i] = virt_to_page(pages[i]); >> + >> +    buf->trbe_base = (unsigned long) vmap(pglist, nr_pages, VM_MAP, PAGE_KERNEL); >> +    if (IS_ERR((void *) buf->trbe_base)) { >> +        kfree(pglist); >> +        kfree(buf); >> +        return ERR_PTR(buf->trbe_base); >> +    } >> +    buf->trbe_limit = buf->trbe_base + nr_pages * PAGE_SIZE; >> +    buf->trbe_write = buf->trbe_base; >> +    buf->snapshot = snapshot; >> +    buf->nr_pages = nr_pages; >> +    buf->pages = pages; >> +    kfree(pglist); >> +    return buf; >> +} >> + >> +void arm_trbe_free_buffer(void *config) >> +{ >> +    struct trbe_buf *buf = config; >> + >> +    vunmap((void *) buf->trbe_base); >> +    kfree(buf); >> +} >> + >> +static unsigned long arm_trbe_update_buffer(struct coresight_device *csdev, >> +                        struct perf_output_handle *handle, >> +                        void *config) >> +{ >> +    struct trbe_drvdata *drvdata = dev_get_drvdata(csdev->dev.parent); >> +    struct trbe_cpudata *cpudata = dev_get_drvdata(&csdev->dev); >> +    struct trbe_buf *buf = config; >> +    unsigned long size, offset; >> + >> +    WARN_ON(buf->cpudata != cpudata); >> +    WARN_ON(cpudata->cpu != smp_processor_id()); >> +    WARN_ON(cpudata->drvdata != drvdata); >> +    if (cpudata->mode != CS_MODE_PERF) >> +        return -EINVAL; >> + >> +    /* >> +     * perf handle structure needs to be shared with the TRBE IRQ handler for >> +     * capturing trace data and restarting the handle. There is a probability >> +     * of an undefined reference based crash when etm event is being stopped >> +     * while a TRBE IRQ also getting processed. This happens due the release >> +     * of perf handle via perf_aux_output_end() in etm_event_stop(). Stopping >> +     * the TRBE here will ensure that no IRQ could be generated when the perf >> +     * handle gets freed in etm_event_stop(). >> +     */ >> +    trbe_reset_local(); >> +    offset = get_trbe_write_pointer() - get_trbe_base_pointer(); >> +    size = offset - PERF_IDX2OFF(handle->head, buf); >> +    if (buf->snapshot) >> +        handle->head += size; >> +    return size; >> +} >> + >> +static int arm_trbe_enable(struct coresight_device *csdev, u32 mode, void *data) >> +{ >> +    struct trbe_drvdata *drvdata = dev_get_drvdata(csdev->dev.parent); >> +    struct trbe_cpudata *cpudata = dev_get_drvdata(&csdev->dev); >> +    struct perf_output_handle *handle = data; >> +    struct trbe_buf *buf = etm_perf_sink_config(handle); >> + >> +    WARN_ON(cpudata->cpu != smp_processor_id()); >> +    WARN_ON(cpudata->drvdata != drvdata); >> +    if (mode != CS_MODE_PERF) >> +        return -EINVAL; >> + >> +    *this_cpu_ptr(drvdata->handle) = handle; >> +    cpudata->buf = buf; >> +    cpudata->mode = mode; >> +    buf->cpudata = cpudata; >> +    buf->trbe_write = buf->trbe_base + PERF_IDX2OFF(handle->head, buf); >> +    buf->trbe_limit = compute_trbe_buffer_limit(handle); >> +    if (buf->trbe_limit == buf->trbe_base) { >> +        trbe_drain_and_disable_local(); >> +        return 0; >> +    } >> +    trbe_enable_hw(buf); >> +    return 0; >> +} >> + >> +static int arm_trbe_disable(struct coresight_device *csdev) >> +{ >> +    struct trbe_drvdata *drvdata = dev_get_drvdata(csdev->dev.parent); >> +    struct trbe_cpudata *cpudata = dev_get_drvdata(&csdev->dev); >> +    struct trbe_buf *buf = cpudata->buf; >> + >> +    WARN_ON(buf->cpudata != cpudata); >> +    WARN_ON(cpudata->cpu != smp_processor_id()); >> +    WARN_ON(cpudata->drvdata != drvdata); >> +    if (cpudata->mode != CS_MODE_PERF) >> +        return -EINVAL; >> + >> +    trbe_drain_and_disable_local(); >> +    buf->cpudata = NULL; >> +    cpudata->buf = NULL; >> +    cpudata->mode = CS_MODE_DISABLED; >> +    return 0; >> +} >> + >> +static void trbe_handle_fatal(struct perf_output_handle *handle) >> +{ >> +    perf_aux_output_flag(handle, PERF_AUX_FLAG_TRUNCATED); >> +    perf_aux_output_end(handle, 0); >> +    trbe_drain_and_disable_local(); >> +} >> + >> +static void trbe_handle_spurious(struct perf_output_handle *handle) >> +{ >> +    struct trbe_buf *buf = etm_perf_sink_config(handle); >> + >> +    buf->trbe_write = buf->trbe_base + PERF_IDX2OFF(handle->head, buf); >> +    buf->trbe_limit = compute_trbe_buffer_limit(handle); >> +    if (buf->trbe_limit == buf->trbe_base) { >> +        trbe_drain_and_disable_local(); >> +        return; >> +    } >> +    trbe_enable_hw(buf); >> +} >> + >> +static void trbe_handle_overflow(struct perf_output_handle *handle) >> +{ >> +    struct perf_event *event = handle->event; >> +    struct trbe_buf *buf = etm_perf_sink_config(handle); >> +    unsigned long offset, size; >> +    struct etm_event_data *event_data; >> + >> +    offset = get_trbe_limit_pointer() - get_trbe_base_pointer(); >> +    size = offset - PERF_IDX2OFF(handle->head, buf); >> +    if (buf->snapshot) >> +        handle->head = offset; >> +    perf_aux_output_end(handle, size); >> + >> +    event_data = perf_aux_output_begin(handle, event); >> +    if (!event_data) { >> +        event->hw.state |= PERF_HES_STOPPED; >> +        trbe_drain_and_disable_local(); >> +        perf_aux_output_flag(handle, PERF_AUX_FLAG_TRUNCATED); >> +        return; >> +    } >> +    buf->trbe_write = buf->trbe_base; >> +    buf->trbe_limit = compute_trbe_buffer_limit(handle); >> +    if (buf->trbe_limit == buf->trbe_base) { >> +        trbe_drain_and_disable_local(); >> +        return; >> +    } >> +    *this_cpu_ptr(buf->cpudata->drvdata->handle) = handle; >> +    trbe_enable_hw(buf); >> +} >> + >> +static bool is_perf_trbe(struct perf_output_handle *handle) >> +{ >> +    struct trbe_buf *buf = etm_perf_sink_config(handle); >> +    struct trbe_cpudata *cpudata = buf->cpudata; >> +    struct trbe_drvdata *drvdata = cpudata->drvdata; >> +    int cpu = smp_processor_id(); >> + >> +    WARN_ON(buf->trbe_base != get_trbe_base_pointer()); >> +    WARN_ON(buf->trbe_limit != get_trbe_limit_pointer()); >> + >> +    if (cpudata->mode != CS_MODE_PERF) >> +        return false; >> + >> +    if (cpudata->cpu != cpu) >> +        return false; >> + >> +    if (!cpumask_test_cpu(cpu, &drvdata->supported_cpus)) >> +        return false; >> + >> +    return true; >> +} >> + >> +static enum trbe_fault_action trbe_get_fault_act(struct perf_output_handle *handle) >> +{ >> +    int ec = get_trbe_ec(); >> +    int bsc = get_trbe_bsc(); >> + >> +    WARN_ON(is_trbe_running()); >> +    if (is_trbe_trg() || is_trbe_abort()) > > We seem to be reading the TRBSR every single in these helpers. Could we optimise them > by passing the register value in ? The same goes for get_trbe_ec() and get_trbe_bsc() as well. Probably all TRBSR field probing helpers should be modified to accept a TRBSR register value instead. > > i.e >     u64 trbsr = get_trbe_status(); > >     WARN_ON(is_trbe_runnign(trbsr)) >     if (is_trbe_trg(trbsr) || is_trbe_abort(trbsr)) > > For is_trbe_wrap() too Yes. > >> +        return TRBE_FAULT_ACT_FATAL; >> + >> +    if ((ec == TRBE_EC_STAGE1_ABORT) || (ec == TRBE_EC_STAGE2_ABORT)) >> +        return TRBE_FAULT_ACT_FATAL; >> + >> +    if (is_trbe_wrap() && (ec == TRBE_EC_OTHERS) && (bsc == TRBE_BSC_FILLED)) { >> +        if (get_trbe_write_pointer() == get_trbe_base_pointer()) >> +            return TRBE_FAULT_ACT_WRAP; >> +    } >> +    return TRBE_FAULT_ACT_SPURIOUS; >> +} >> + >> +static irqreturn_t arm_trbe_irq_handler(int irq, void *dev) >> +{ >> +    struct perf_output_handle **handle_ptr = dev; >> +    struct perf_output_handle *handle = *handle_ptr; >> +    enum trbe_fault_action act; >> + >> +    WARN_ON(!is_trbe_irq()); >> +    clr_trbe_irq(); >> + >> +    /* >> +     * Ensure the trace is visible to the CPUs and >> +     * any external aborts have been resolved. >> +     */ >> +    trbe_drain_buffer(); >> +    isb(); >> + >> +    if (!perf_get_aux(handle)) >> +        return IRQ_NONE; >> + >> +    if (!is_perf_trbe(handle)) >> +        return IRQ_NONE; >> + >> +    irq_work_run(); >> + >> +    act = trbe_get_fault_act(handle); >> +    switch (act) { >> +    case TRBE_FAULT_ACT_WRAP: >> +        trbe_handle_overflow(handle); >> +        break; >> +    case TRBE_FAULT_ACT_SPURIOUS: >> +        trbe_handle_spurious(handle); >> +        break; >> +    case TRBE_FAULT_ACT_FATAL: >> +        trbe_handle_fatal(handle); >> +        break; >> +    } >> +    return IRQ_HANDLED; >> +} >> + >> +static const struct coresight_ops_sink arm_trbe_sink_ops = { >> +    .enable        = arm_trbe_enable, >> +    .disable    = arm_trbe_disable, >> +    .alloc_buffer    = arm_trbe_alloc_buffer, >> +    .free_buffer    = arm_trbe_free_buffer, >> +    .update_buffer    = arm_trbe_update_buffer, >> +}; >> + >> +static const struct coresight_ops arm_trbe_cs_ops = { >> +    .sink_ops    = &arm_trbe_sink_ops, >> +}; >> + >> +static ssize_t align_show(struct device *dev, struct device_attribute *attr, char *buf) >> +{ >> +    struct trbe_cpudata *cpudata = dev_get_drvdata(dev); >> + >> +    return sprintf(buf, "%llx\n", cpudata->trbe_align); >> +} >> +static DEVICE_ATTR_RO(align); >> + >> +static ssize_t dbm_show(struct device *dev, struct device_attribute *attr, char *buf) >> +{ >> +    struct trbe_cpudata *cpudata = dev_get_drvdata(dev); >> + >> +    return sprintf(buf, "%d\n", cpudata->trbe_dbm); >> +} >> +static DEVICE_ATTR_RO(dbm); >> + >> +static struct attribute *arm_trbe_attrs[] = { >> +    &dev_attr_align.attr, >> +    &dev_attr_dbm.attr, >> +    NULL, >> +}; >> + >> +static const struct attribute_group arm_trbe_group = { >> +    .attrs = arm_trbe_attrs, >> +}; >> + >> +static const struct attribute_group *arm_trbe_groups[] = { >> +    &arm_trbe_group, >> +    NULL, >> +}; >> + >> +static void arm_trbe_probe_coresight_cpu(void *info) >> +{ >> +    struct trbe_drvdata *drvdata = info; >> +    struct coresight_desc desc = { 0 }; >> +    int cpu = smp_processor_id(); >> +    struct trbe_cpudata *cpudata = per_cpu_ptr(drvdata->cpudata, cpu); >> +    struct coresight_device *trbe_csdev = per_cpu(csdev_sink, cpu); >> +    struct device *dev; >> + >> +    if (WARN_ON(!cpudata)) >> +        goto cpu_clear; >> + >> +    if (trbe_csdev) >> +        return; >> + >> +    cpudata->cpu = smp_processor_id(); >> +    cpudata->drvdata = drvdata; >> +    dev = &cpudata->drvdata->pdev->dev; >> + >> +    if (!is_trbe_available()) { >> +        pr_err("TRBE is not implemented on cpu %d\n", cpudata->cpu); >> +        goto cpu_clear; >> +    } >> + >> +    if (!is_trbe_programmable()) { >> +        pr_err("TRBE is owned in higher exception level on cpu %d\n", cpudata->cpu); >> +        goto cpu_clear; >> +    } >> +    desc.name = devm_kasprintf(dev, GFP_KERNEL, "%s%d", DRVNAME, smp_processor_id()); >> +    if (IS_ERR(desc.name)) >> +        goto cpu_clear; >> + >> +    desc.type = CORESIGHT_DEV_TYPE_SINK; >> +    desc.subtype.sink_subtype = CORESIGHT_DEV_SUBTYPE_SINK_PERCPU_SYSMEM; >> +    desc.ops = &arm_trbe_cs_ops; >> +    desc.pdata = dev_get_platdata(dev); >> +    desc.groups = arm_trbe_groups; >> +    desc.dev = dev; >> +    trbe_csdev = coresight_register(&desc); >> +    if (IS_ERR(trbe_csdev)) >> +        goto cpu_clear; >> + >> +    dev_set_drvdata(&trbe_csdev->dev, cpudata); >> +    cpudata->trbe_dbm = get_trbe_flag_update(); >> +    cpudata->trbe_align = 1ULL << get_trbe_address_align(); >> +    if (cpudata->trbe_align > SZ_2K) { >> +        pr_err("Unsupported alignment on cpu %d\n", cpudata->cpu); >> +        goto cpu_clear; >> +    } >> +    per_cpu(csdev_sink, cpu) = trbe_csdev; >> +    trbe_reset_local(); >> +    enable_percpu_irq(drvdata->irq, IRQ_TYPE_NONE); >> +    return; >> +cpu_clear: >> +    cpumask_clear_cpu(cpudata->cpu, &cpudata->drvdata->supported_cpus); >> +} >> + >> +static void arm_trbe_remove_coresight_cpu(void *info) >> +{ >> +    int cpu = smp_processor_id(); >> +    struct trbe_drvdata *drvdata = info; >> +    struct trbe_cpudata *cpudata = per_cpu_ptr(drvdata->cpudata, cpu); >> +    struct coresight_device *trbe_csdev = per_cpu(csdev_sink, cpu); >> + >> +    if (trbe_csdev) { >> +        coresight_unregister(trbe_csdev); >> +        cpudata->drvdata = NULL; >> +        per_cpu(csdev_sink, cpu) = NULL; >> +    } >> +    disable_percpu_irq(drvdata->irq); >> +    trbe_reset_local(); >> +} >> + >> +static int arm_trbe_probe_coresight(struct trbe_drvdata *drvdata) >> +{ >> +    drvdata->cpudata = alloc_percpu(typeof(*drvdata->cpudata)); >> +    if (IS_ERR(drvdata->cpudata)) >> +        return PTR_ERR(drvdata->cpudata); >> + >> +    arm_trbe_probe_coresight_cpu(drvdata); >> +    smp_call_function_many(&drvdata->supported_cpus, arm_trbe_probe_coresight_cpu, drvdata, 1); >> +    return 0; >> +} >> + >> +static int arm_trbe_remove_coresight(struct trbe_drvdata *drvdata) >> +{ >> +    arm_trbe_remove_coresight_cpu(drvdata); >> +    smp_call_function_many(&drvdata->supported_cpus, arm_trbe_remove_coresight_cpu, drvdata, 1); >> +    free_percpu(drvdata->cpudata); >> +    return 0; >> +} >> + >> +static int arm_trbe_cpu_startup(unsigned int cpu, struct hlist_node *node) >> +{ >> +    struct trbe_drvdata *drvdata = hlist_entry_safe(node, struct trbe_drvdata, hotplug_node); >> + >> +    if (cpumask_test_cpu(cpu, &drvdata->supported_cpus)) { >> +        if (!per_cpu(csdev_sink, cpu)) { >> +            arm_trbe_probe_coresight_cpu(drvdata); >> +        } else { >> +            trbe_reset_local(); >> +            enable_percpu_irq(drvdata->irq, IRQ_TYPE_NONE); >> +        } >> +    } >> +    return 0; >> +} >> + >> +static int arm_trbe_cpu_teardown(unsigned int cpu, struct hlist_node *node) >> +{ >> +    struct trbe_drvdata *drvdata = hlist_entry_safe(node, struct trbe_drvdata, hotplug_node); >> + >> +    if (cpumask_test_cpu(cpu, &drvdata->supported_cpus)) { >> +        disable_percpu_irq(drvdata->irq); >> +        trbe_reset_local(); >> +    } >> +    return 0; >> +} >> + >> +static int arm_trbe_probe_cpuhp(struct trbe_drvdata *drvdata) >> +{ >> +    enum cpuhp_state trbe_online; >> + >> +    trbe_online = cpuhp_setup_state_multi(CPUHP_AP_ONLINE_DYN, DRVNAME, >> +                    arm_trbe_cpu_startup, arm_trbe_cpu_teardown); >> +    if (trbe_online < 0) >> +        return -EINVAL; >> + >> +    if (cpuhp_state_add_instance(trbe_online, &drvdata->hotplug_node)) >> +        return -EINVAL; >> + >> +    drvdata->trbe_online = trbe_online; >> +    return 0; >> +} >> + >> +static void arm_trbe_remove_cpuhp(struct trbe_drvdata *drvdata) >> +{ >> +    cpuhp_remove_multi_state(drvdata->trbe_online); >> +} >> + >> +static int arm_trbe_probe_irq(struct platform_device *pdev, >> +                  struct trbe_drvdata *drvdata) >> +{ >> +    drvdata->irq = platform_get_irq(pdev, 0); >> +    if (!drvdata->irq) { >> +        pr_err("IRQ not found for the platform device\n"); >> +        return -ENXIO; >> +    } >> + >> +    if (!irq_is_percpu(drvdata->irq)) { >> +        pr_err("IRQ is not a PPI\n"); >> +        return -EINVAL; >> +    } >> + >> +    if (irq_get_percpu_devid_partition(drvdata->irq, &drvdata->supported_cpus)) >> +        return -EINVAL; >> + >> +    drvdata->handle = alloc_percpu(typeof(*drvdata->handle)); >> +    if (!drvdata->handle) >> +        return -ENOMEM; >> + >> +    if (request_percpu_irq(drvdata->irq, arm_trbe_irq_handler, DRVNAME, drvdata->handle)) { >> +        free_percpu(drvdata->handle); >> +        return -EINVAL; >> +    } >> +    return 0; >> +} >> + >> +static void arm_trbe_remove_irq(struct trbe_drvdata *drvdata) >> +{ >> +    free_percpu_irq(drvdata->irq, drvdata->handle); >> +    free_percpu(drvdata->handle); >> +} >> + >> +static int arm_trbe_device_probe(struct platform_device *pdev) >> +{ >> +    struct coresight_platform_data *pdata; >> +    struct trbe_drvdata *drvdata; >> +    struct device *dev = &pdev->dev; >> +    int ret; >> + >> +    drvdata = devm_kzalloc(dev, sizeof(*drvdata), GFP_KERNEL); >> +    if (IS_ERR(drvdata)) >> +        return -ENOMEM; >> + >> +    pdata = coresight_get_platform_data(dev); >> +    if (IS_ERR(pdata)) { >> +        kfree(drvdata); >> +        return -ENOMEM; >> +    } >> + >> +    dev_set_drvdata(dev, drvdata); >> +    dev->platform_data = pdata; >> +    drvdata->pdev = pdev; >> +    ret = arm_trbe_probe_irq(pdev, drvdata); >> +    if (ret) >> +        goto irq_failed; >> + >> +    ret = arm_trbe_probe_coresight(drvdata); >> +    if (ret) >> +        goto probe_failed; >> + >> +    ret = arm_trbe_probe_cpuhp(drvdata); >> +    if (ret) >> +        goto cpuhp_failed; >> + >> +    return 0; >> +cpuhp_failed: >> +    arm_trbe_remove_coresight(drvdata); >> +probe_failed: >> +    arm_trbe_remove_irq(drvdata); >> +irq_failed: >> +    kfree(pdata); >> +    kfree(drvdata); >> +    return ret; >> +} >> + >> +static int arm_trbe_device_remove(struct platform_device *pdev) >> +{ >> +    struct coresight_platform_data *pdata = dev_get_platdata(&pdev->dev); >> +    struct trbe_drvdata *drvdata = platform_get_drvdata(pdev); >> + >> +    arm_trbe_remove_coresight(drvdata); >> +    arm_trbe_remove_cpuhp(drvdata); >> +    arm_trbe_remove_irq(drvdata); >> +    kfree(pdata); >> +    kfree(drvdata); >> +    return 0; >> +} >> + >> +static const struct of_device_id arm_trbe_of_match[] = { >> +    { .compatible = "arm,trace-buffer-extension"}, >> +    {}, >> +}; >> +MODULE_DEVICE_TABLE(of, arm_trbe_of_match); >> + >> +static struct platform_driver arm_trbe_driver = { >> +    .driver    = { >> +        .name = DRVNAME, >> +        .of_match_table = of_match_ptr(arm_trbe_of_match), >> +        .suppress_bind_attrs = true, >> +    }, >> +    .probe    = arm_trbe_device_probe, >> +    .remove    = arm_trbe_device_remove, >> +}; >> + >> +static int __init arm_trbe_init(void) >> +{ >> +    int ret; >> + > > We should skip the driver init, if the kernel is unmapped at EL0, > as the TRBE can't safely write to the kernel virtual addressed > buffer when the CPU is running at EL0. This is unlikely, but we > should cover that case. This should be sufficient or it needs a pr_err() as well ? --- a/drivers/hwtracing/coresight/coresight-trbe.c +++ b/drivers/hwtracing/coresight/coresight-trbe.c @@ -946,6 +946,9 @@ static int __init arm_trbe_init(void) { int ret; + if (arm64_kernel_unmapped_at_el0()) + return -EOPNOTSUPP; + ret = platform_driver_register(&arm_trbe_driver); if (!ret) return 0; > > >> +    ret = platform_driver_register(&arm_trbe_driver); >> +    if (!ret) >> +        return 0; >> + >> +    pr_err("Error registering %s platform driver\n", DRVNAME); >> +    return ret; >> +} >> + >> +static void __exit arm_trbe_exit(void) >> +{ >> +    platform_driver_unregister(&arm_trbe_driver); >> +} >> +module_init(arm_trbe_init); >> +module_exit(arm_trbe_exit); >> + >> +MODULE_AUTHOR("Anshuman Khandual "); >> +MODULE_DESCRIPTION("Arm Trace Buffer Extension (TRBE) driver"); >> +MODULE_LICENSE("GPL v2"); >> diff --git a/drivers/hwtracing/coresight/coresight-trbe.h b/drivers/hwtracing/coresight/coresight-trbe.h >> new file mode 100644 >> index 0000000..d9f5079 >> --- /dev/null >> +++ b/drivers/hwtracing/coresight/coresight-trbe.h >> @@ -0,0 +1,216 @@ >> +/* SPDX-License-Identifier: GPL-2.0 */ >> +/* >> + * This contains all required hardware related helper functions for >> + * Trace Buffer Extension (TRBE) driver in the coresight framework. >> + * >> + * Copyright (C) 2020 ARM Ltd. >> + * >> + * Author: Anshuman Khandual >> + */ >> +#include >> +#include >> +#include >> +#include >> +#include >> +#include >> +#include >> + >> +#include "coresight-etm-perf.h" >> + >> +DECLARE_PER_CPU(struct coresight_device *, csdev_sink); >> + >> +static inline bool is_trbe_available(void) >> +{ >> +    u64 aa64dfr0 = read_sysreg_s(SYS_ID_AA64DFR0_EL1); >> +    int trbe = cpuid_feature_extract_unsigned_field(aa64dfr0, ID_AA64DFR0_TRBE_SHIFT); > > This could be "unsigned int" to make it future proof. Changed. > >> + >> +    return trbe >= 0b0001; >> +} >> + >> +static inline bool is_trbe_enabled(void) >> +{ >> +    u64 trblimitr = read_sysreg_s(SYS_TRBLIMITR_EL1); >> + >> +    return trblimitr & TRBLIMITR_ENABLE; >> +} >> + >> +#define TRBE_EC_OTHERS        0 >> +#define TRBE_EC_STAGE1_ABORT    36 >> +#define TRBE_EC_STAGE2_ABORT    37 >> + >> +static inline int get_trbe_ec(void) >> +{ >> +    u64 trbsr = read_sysreg_s(SYS_TRBSR_EL1); >> + >> +    return (trbsr >> TRBSR_EC_SHIFT) & TRBSR_EC_MASK; >> +} >> + >> +#define TRBE_BSC_NOT_STOPPED    0 >> +#define    TRBE_BSC_FILLED        1 >> +#define TRBE_BSC_TRIGGERED    2 >> + >> +static inline int get_trbe_bsc(void) >> +{ >> +    u64 trbsr = read_sysreg_s(SYS_TRBSR_EL1); >> + >> +    return (trbsr >> TRBSR_BSC_SHIFT) & TRBSR_BSC_MASK; >> +} >> + >> +static inline void clr_trbe_irq(void) >> +{ >> +    u64 trbsr = read_sysreg_s(SYS_TRBSR_EL1); >> + >> +    trbsr &= ~TRBSR_IRQ; >> +    write_sysreg_s(trbsr, SYS_TRBSR_EL1); >> +} >> + >> +static inline bool is_trbe_irq(void) >> +{ >> +    u64 trbsr = read_sysreg_s(SYS_TRBSR_EL1); >> + >> +    return trbsr & TRBSR_IRQ; >> +} >> + >> +static inline bool is_trbe_trg(void) >> +{ >> +    u64 trbsr = read_sysreg_s(SYS_TRBSR_EL1); >> + >> +    return trbsr & TRBSR_TRG; >> +} >> + >> +static inline bool is_trbe_wrap(void) >> +{ >> +    u64 trbsr = read_sysreg_s(SYS_TRBSR_EL1); >> + >> +    return trbsr & TRBSR_WRAP; >> +} >> + >> +static inline bool is_trbe_abort(void) >> +{ >> +    u64 trbsr = read_sysreg_s(SYS_TRBSR_EL1); >> + >> +    return trbsr & TRBSR_ABORT; >> +} >> + >> +static inline bool is_trbe_running(void) >> +{ >> +    u64 trbsr = read_sysreg_s(SYS_TRBSR_EL1); >> + >> +    return !(trbsr & TRBSR_STOP); >> +} >> + > > >> +static inline void set_trbe_running(void) >> +{ >> +    u64 trbsr = read_sysreg_s(SYS_TRBSR_EL1); >> + >> +    trbsr &= ~TRBSR_STOP; >> +    write_sysreg_s(trbsr, SYS_TRBSR_EL1); >> +} > > This could be removed now. Dropped. > >> + >> +static inline void set_trbe_virtual_mode(void) >> +{ >> +    u64 trblimitr = read_sysreg_s(SYS_TRBLIMITR_EL1); >> + >> +    trblimitr &= ~TRBLIMITR_NVM; >> +    write_sysreg_s(trblimitr, SYS_TRBLIMITR_EL1); >> +} > > Same here. Dropped. > > >> + >> +#define TRBE_TRIG_MODE_STOP        0 >> +#define TRBE_TRIG_MODE_IRQ        1 >> +#define TRBE_TRIG_MODE_IGNORE        3 >> + >> +#define TRBE_FILL_MODE_FILL        0 >> +#define TRBE_FILL_MODE_WRAP        1 >> +#define TRBE_FILL_MODE_CIRCULAR_BUFFER    3 >> + >> +static inline void set_trbe_disabled(void) >> +{ >> +    u64 trblimitr = read_sysreg_s(SYS_TRBLIMITR_EL1); >> + >> +    trblimitr &= ~TRBLIMITR_ENABLE; >> +    write_sysreg_s(trblimitr, SYS_TRBLIMITR_EL1); >> +} >> + >> +static inline void set_trbe_enabled(void) >> +{ >> +    u64 trblimitr = read_sysreg_s(SYS_TRBLIMITR_EL1); >> + >> +    trblimitr |= TRBLIMITR_ENABLE; >> +    write_sysreg_s(trblimitr, SYS_TRBLIMITR_EL1); >> +} > > Same as above. Dropped. > >> + >> +static inline bool get_trbe_flag_update(void) >> +{ >> +    u64 trbidr = read_sysreg_s(SYS_TRBIDR_EL1); >> + >> +    return trbidr & TRBIDR_FLAG; >> +} >> + >> +static inline bool is_trbe_programmable(void) >> +{ >> +    u64 trbidr = read_sysreg_s(SYS_TRBIDR_EL1); >> + >> +    return !(trbidr & TRBIDR_PROG); >> +} >> + >> +static inline int get_trbe_address_align(void) >> +{ >> +    u64 trbidr = read_sysreg_s(SYS_TRBIDR_EL1); >> + >> +    return (trbidr >> TRBIDR_ALIGN_SHIFT) & TRBIDR_ALIGN_MASK; >> +} >> + > > Similar comment to the TRBSR read on each of these functions. They > all are only called from a single function. It may make sense to > read once and pass the value. Changed is_trbe_programmable(), get_trbe_address_align() and get_trbe_flag_update() to accept a previously read TRBIDR register. > >> +static inline unsigned long get_trbe_write_pointer(void) >> +{ >> +    u64 trbptr = read_sysreg_s(SYS_TRBPTR_EL1); >> +    unsigned long addr = (trbptr >> TRBPTR_PTR_SHIFT) & TRBPTR_PTR_MASK; >> + >> +    return addr; >> +} >> + >> +static inline void set_trbe_write_pointer(unsigned long addr) >> +{ >> +    WARN_ON(is_trbe_enabled()); >> +    addr = (addr >> TRBPTR_PTR_SHIFT) & TRBPTR_PTR_MASK; >> +    write_sysreg_s(addr, SYS_TRBPTR_EL1); >> +} >> + >> +static inline unsigned long get_trbe_limit_pointer(void) >> +{ >> +    u64 trblimitr = read_sysreg_s(SYS_TRBLIMITR_EL1); >> +    unsigned long limit = (trblimitr >> TRBLIMITR_LIMIT_SHIFT) & TRBLIMITR_LIMIT_MASK; >> +    unsigned long addr = limit << TRBLIMITR_LIMIT_SHIFT; >> + >> +    WARN_ON(!IS_ALIGNED(addr, PAGE_SIZE)); >> +    return addr; >> +} > >> + >> +static inline void set_trbe_limit_pointer(unsigned long addr) >> +{ >> +    u64 trblimitr = read_sysreg_s(SYS_TRBLIMITR_EL1); >> + >> +    WARN_ON(is_trbe_enabled()); >> +    WARN_ON(!IS_ALIGNED(addr, (1UL << TRBLIMITR_LIMIT_SHIFT))); >> +    WARN_ON(!IS_ALIGNED(addr, PAGE_SIZE)); >> +    trblimitr &= ~(TRBLIMITR_LIMIT_MASK << TRBLIMITR_LIMIT_SHIFT); >> +    trblimitr |= (addr & PAGE_MASK); >> +    write_sysreg_s(trblimitr, SYS_TRBLIMITR_EL1); >> +} > > Remove the unused function. Removed. From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-15.5 required=3.0 tests=BAYES_00,DKIMWL_WL_HIGH, DKIM_SIGNED,DKIM_VALID,HEADER_FROM_DIFFERENT_DOMAINS,INCLUDES_CR_TRAILER, INCLUDES_PATCH,MAILING_LIST_MULTI,NICE_REPLY_A,SPF_HELO_NONE,SPF_PASS, URIBL_BLOCKED,USER_AGENT_SANE_1 autolearn=ham autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id DCEC4C433E0 for ; Fri, 15 Jan 2021 05:31:11 +0000 (UTC) Received: from merlin.infradead.org (merlin.infradead.org [205.233.59.134]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by mail.kernel.org (Postfix) with ESMTPS id 50F7E239EF for ; Fri, 15 Jan 2021 05:31:10 +0000 (UTC) DMARC-Filter: OpenDMARC Filter v1.3.2 mail.kernel.org 50F7E239EF Authentication-Results: mail.kernel.org; dmarc=fail (p=none dis=none) header.from=arm.com Authentication-Results: mail.kernel.org; spf=none smtp.mailfrom=linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=merlin.20170209; h=Sender:Content-Transfer-Encoding: Content-Type:Cc:List-Subscribe:List-Help:List-Post:List-Archive: List-Unsubscribe:List-Id:In-Reply-To:MIME-Version:Date:Message-ID:From: References:To:Subject:Reply-To:Content-ID:Content-Description:Resent-Date: Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID:List-Owner; bh=0RmjcQWWJeraJS4+c8Ws2Itg2Zj70RBslCNZz6n1aWE=; b=EZDbwurtuyz+Ay+yjliGeG4Ry czEfb/qKPM9UefWmKg4/YlBrNre4JSwT5NJecrA2YsRAa0LrgG2DwRYVByiYHrC6+uF4rv7q++tRV I+kt9TSTyI5QPDX9uXdyahdAs4ns84a5fz7/FxDhYLoRRXnVet9yqjAdlk1ypVgwAvMG0jyURmImr JPNOk9QpViiXVpBpI5ojmic8Lh98MdvIIImB66dxXEDanJYYx6KbISBW8e0VcMoDCKEYlQ6IriKXb RMGKfPCLsdFo28QSp6DSojVsLdE9zlt84QE+OryrPwiy7LLfiqriokW9InPxLoLnxda0r6iWQgDMv fCqFYNd7g==; Received: from localhost ([::1] helo=merlin.infradead.org) by merlin.infradead.org with esmtp (Exim 4.92.3 #3 (Red Hat Linux)) id 1l0HfV-0001K7-SW; Fri, 15 Jan 2021 05:29:05 +0000 Received: from foss.arm.com ([217.140.110.172]) by merlin.infradead.org with esmtp (Exim 4.92.3 #3 (Red Hat Linux)) id 1l0HfR-0001Jh-UO for linux-arm-kernel@lists.infradead.org; Fri, 15 Jan 2021 05:29:04 +0000 Received: from usa-sjc-imap-foss1.foss.arm.com (unknown [10.121.207.14]) by usa-sjc-mx-foss1.foss.arm.com (Postfix) with ESMTP id 7210CED1; Thu, 14 Jan 2021 21:28:53 -0800 (PST) Received: from [192.168.0.130] (unknown [172.31.20.19]) by usa-sjc-imap-foss1.foss.arm.com (Postfix) with ESMTPSA id AF4113F70D; Thu, 14 Jan 2021 21:28:50 -0800 (PST) Subject: Re: [PATCH V2 10/11] coresight: sink: Add TRBE driver To: Suzuki K Poulose , linux-arm-kernel@lists.infradead.org, coresight@lists.linaro.org References: <1610511498-4058-1-git-send-email-anshuman.khandual@arm.com> <1610511498-4058-11-git-send-email-anshuman.khandual@arm.com> From: Anshuman Khandual Message-ID: <43bc1738-040c-1e48-b8f1-d337dcfcff2e@arm.com> Date: Fri, 15 Jan 2021 10:59:05 +0530 User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:68.0) Gecko/20100101 Thunderbird/68.10.0 MIME-Version: 1.0 In-Reply-To: Content-Language: en-US X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20210115_002902_269725_F8423DDB X-CRM114-Status: GOOD ( 41.18 ) X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: linux-kernel@vger.kernel.org, Linu Cherian , mathieu.poirier@linaro.org, mike.leach@linaro.org Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: base64 Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org CgpPbiAxLzEzLzIxIDg6NTggUE0sIFN1enVraSBLIFBvdWxvc2Ugd3JvdGU6Cj4gSGkgQW5zaHVt YW4sCj4gCj4gVGhlIGRyaXZlciBsb29rcyBvdmVyYWxsIGdvb2QgdG8gbWUuIFBsZWFzZSBmaW5k IHNvbWUgbWlub3IgY29tbWVudHMgYmVsb3cKPiAKPiBPbiAxLzEzLzIxIDQ6MTggQU0sIEFuc2h1 bWFuIEtoYW5kdWFsIHdyb3RlOgo+PiBUcmFjZSBCdWZmZXIgRXh0ZW5zaW9uIChUUkJFKSBpbXBs ZW1lbnRzIGEgdHJhY2UgYnVmZmVyIHBlciBDUFUgd2hpY2ggaXMKPj4gYWNjZXNzaWJsZSB2aWEg dGhlIHN5c3RlbSByZWdpc3RlcnMuIFRoZSBUUkJFIHN1cHBvcnRzIGRpZmZlcmVudCBhZGRyZXNz aW5nCj4+IG1vZGVzIGluY2x1ZGluZyBDUFUgdmlydHVhbCBhZGRyZXNzIGFuZCBidWZmZXIgbW9k ZXMgaW5jbHVkaW5nIHRoZSBjaXJjdWxhcgo+PiBidWZmZXIgbW9kZS4gVGhlIFRSQkUgYnVmZmVy IGlzIGFkZHJlc3NlZCBieSBhIGJhc2UgcG9pbnRlciAoVFJCQkFTRVJfRUwxKSwKPj4gYW4gd3Jp dGUgcG9pbnRlciAoVFJCUFRSX0VMMSkgYW5kIGEgbGltaXQgcG9pbnRlciAoVFJCTElNSVRSX0VM MSkuIEJ1dCB0aGUKPj4gYWNjZXNzIHRvIHRoZSB0cmFjZSBidWZmZXIgY291bGQgYmUgcHJvaGli aXRlZCBieSBhIGhpZ2hlciBleGNlcHRpb24gbGV2ZWwKPj4gKEVMMyBvciBFTDIpLCBpbmRpY2F0 ZWQgYnkgVFJCSURSX0VMMS5QLiBUaGUgVFJCRSBjYW4gYWxzbyBnZW5lcmF0ZSBhIENQVQo+PiBw cml2YXRlIGludGVycnVwdCAoUFBJKSBvbiBhZGRyZXNzIHRyYW5zbGF0aW9uIGVycm9ycyBhbmQg d2hlbiB0aGUgYnVmZmVyCj4+IGlzIGZ1bGwuIE92ZXJhbGwgaW1wbGVtZW50YXRpb24gaGVyZSBp cyBpbnNwaXJlZCBmcm9tIHRoZSBBcm0gU1BFIGRyaXZlci4KPj4KPj4gQ2M6IE1hdGhpZXUgUG9p cmllciA8bWF0aGlldS5wb2lyaWVyQGxpbmFyby5vcmc+Cj4+IENjOiBNaWtlIExlYWNoIDxtaWtl LmxlYWNoQGxpbmFyby5vcmc+Cj4+IENjOiBTdXp1a2kgSyBQb3Vsb3NlIDxzdXp1a2kucG91bG9z ZUBhcm0uY29tPgo+PiBTaWduZWQtb2ZmLWJ5OiBBbnNodW1hbiBLaGFuZHVhbCA8YW5zaHVtYW4u a2hhbmR1YWxAYXJtLmNvbT4KPj4gLS0tCj4+IENoYW5nZXMgaW4gVjI6Cj4+Cj4+IC0gRHJvcHBl ZCBpcnEgZnJvbSBjb3Jlc2lnaHQgc3lzZnMgZG9jdW1lbnRhdGlvbgo+PiAtIFJlbmFtZWQgZ2V0 X3RyYmVfbGltaXQoKSBhcyBjb21wdXRlX3RyYmVfYnVmZmVyX2xpbWl0KCkKPj4gLSBEcm9wcGVk IFNZU1RFTV9SVU5OSU5HIGNoZWNrIGZvciBzeXN0ZW1fc3RhdGUKPj4gLSBEcm9wcGVkIC5kYXRh IHZhbHVlIGZyb20gYXJtX3RyYmVfb2ZfbWF0Y2hbXQo+PiAtIERyb3BwZWQgW3NldHxnZXRdX3Ry YmVfW3RyaWd8ZmlsbF1fbW9kZSgpIGhlbHBlcnMKPj4gLSBEcm9wcGVkIGNsZWFyaW5nIFRSQlNS X0ZTQ19NQVNLIGZyb20gVFJCRSBzdGF0dXMgcmVnaXN0ZXIKPj4gLSBBZGRlZCBhIGNvbW1lbnQg aW4gYXJtX3RyYmVfdXBkYXRlX2J1ZmZlcigpCj4+IC0gVXBkYXRlZCBjb21tZW50IGZvciBFVEVf SUdOT1JFX1BBQ0tFVAo+PiAtIFVwZGF0ZWQgY29tbWVudCBmb3IgYmFzaWMgVFJCRSBvcGVyYXRp b24KPj4gLSBVcGRhdGVkIFRSQkUgYnVmZmVyIGFuZCB0cmlnZ2VyIG1vZGUgbWFjcm9zCj4+IC0g UmVzdHJ1Y3R1cmVkIHRyYmVfZW5hYmxlX2h3KCkKPj4gLSBVcGRhdGVkIHRyYmVfc25hcHNob3Rf b2Zmc2V0KCkgdG8gdXNlIHRoZSBlbnRpcmUgYnVmZmVyCj4+IC0gQ2hhbmdlZCBkc2IoaXNoKSBh cyBkc2IobnNoKSBkdXJpbmcgdGhlIGJ1ZmZlciBmbHVzaAo+PiAtIFJlbmFtZWQgc2V0X3RyYmVf Zmx1c2goKSBhcyB0cmJlX2RyYWluX2J1ZmZlcigpCj4+IC0gUmVuYW1lZCB0cmJlX2Rpc2FibGVf YW5kX2RyYWluX2xvY2FsKCkgYXMgdHJiZV9kcmFpbl9hbmRfZGlzYWJsZV9sb2NhbCgpCj4+IC0g UmV3b3JrZWQgc3luYyBpbiB0cmJlX2VuYWJsZV9odygpLCB0cmJlX3VwZGF0ZV9idWZmZXIoKSBh bmQgYXJtX3RyYmVfaXJxX2hhbmRsZXIoKQo+Pgo+PiDCoCBEb2N1bWVudGF0aW9uL3RyYWNlL2Nv cmVzaWdodC9jb3Jlc2lnaHQtdHJiZS5yc3QgfMKgIDM5ICsKPj4gwqAgYXJjaC9hcm02NC9pbmNs dWRlL2FzbS9zeXNyZWcuaMKgwqDCoMKgwqDCoMKgwqDCoMKgwqDCoMKgwqDCoMKgwqAgfMKgwqAg MiArCj4+IMKgIGRyaXZlcnMvaHd0cmFjaW5nL2NvcmVzaWdodC9LY29uZmlnwqDCoMKgwqDCoMKg wqDCoMKgwqDCoMKgwqAgfMKgIDExICsKPj4gwqAgZHJpdmVycy9od3RyYWNpbmcvY29yZXNpZ2h0 L01ha2VmaWxlwqDCoMKgwqDCoMKgwqDCoMKgwqDCoMKgIHzCoMKgIDEgKwo+PiDCoCBkcml2ZXJz L2h3dHJhY2luZy9jb3Jlc2lnaHQvY29yZXNpZ2h0LXRyYmUuY8KgwqDCoMKgIHwgOTY2ICsrKysr KysrKysrKysrKysrKysrKysrCj4+IMKgIGRyaXZlcnMvaHd0cmFjaW5nL2NvcmVzaWdodC9jb3Jl c2lnaHQtdHJiZS5owqDCoMKgwqAgfCAyMTYgKysrKysKPj4gwqAgNiBmaWxlcyBjaGFuZ2VkLCAx MjM1IGluc2VydGlvbnMoKykKPj4gwqAgY3JlYXRlIG1vZGUgMTAwNjQ0IERvY3VtZW50YXRpb24v dHJhY2UvY29yZXNpZ2h0L2NvcmVzaWdodC10cmJlLnJzdAo+PiDCoCBjcmVhdGUgbW9kZSAxMDA2 NDQgZHJpdmVycy9od3RyYWNpbmcvY29yZXNpZ2h0L2NvcmVzaWdodC10cmJlLmMKPj4gwqAgY3Jl YXRlIG1vZGUgMTAwNjQ0IGRyaXZlcnMvaHd0cmFjaW5nL2NvcmVzaWdodC9jb3Jlc2lnaHQtdHJi ZS5oCj4+Cj4+IGRpZmYgLS1naXQgYS9Eb2N1bWVudGF0aW9uL3RyYWNlL2NvcmVzaWdodC9jb3Jl c2lnaHQtdHJiZS5yc3QgYi9Eb2N1bWVudGF0aW9uL3RyYWNlL2NvcmVzaWdodC9jb3Jlc2lnaHQt dHJiZS5yc3QKPj4gbmV3IGZpbGUgbW9kZSAxMDA2NDQKPj4gaW5kZXggMDAwMDAwMC4uMWNiYjgx OQo+PiAtLS0gL2Rldi9udWxsCj4+ICsrKyBiL0RvY3VtZW50YXRpb24vdHJhY2UvY29yZXNpZ2h0 L2NvcmVzaWdodC10cmJlLnJzdAo+PiBAQCAtMCwwICsxLDM5IEBACj4+ICsuLiBTUERYLUxpY2Vu c2UtSWRlbnRpZmllcjogR1BMLTIuMAo+PiArCj4+ICs9PT09PT09PT09PT09PT09PT09PT09PT09 PT09PT0KPj4gK1RyYWNlIEJ1ZmZlciBFeHRlbnNpb24gKFRSQkUpLgo+PiArPT09PT09PT09PT09 PT09PT09PT09PT09PT09PT09Cj4+ICsKPj4gK8KgwqDCoCA6QXV0aG9yOsKgwqAgQW5zaHVtYW4g S2hhbmR1YWwgPGFuc2h1bWFuLmtoYW5kdWFsQGFybS5jb20+Cj4+ICvCoMKgwqAgOkRhdGU6wqDC oMKgwqAgTm92ZW1iZXIgMjAyMAo+PiArCj4+ICtIYXJkd2FyZSBEZXNjcmlwdGlvbgo+PiArLS0t LS0tLS0tLS0tLS0tLS0tLS0KPj4gKwo+PiArVHJhY2UgQnVmZmVyIEV4dGVuc2lvbiAoVFJCRSkg aXMgYSBwZXJjcHUgaGFyZHdhcmUgd2hpY2ggY2FwdHVyZXMgaW4gc3lzdGVtCj4+ICttZW1vcnks IENQVSB0cmFjZXMgZ2VuZXJhdGVkIGZyb20gYSBjb3JyZXNwb25kaW5nIHBlcmNwdSB0cmFjaW5n IHVuaXQuIFRoaXMKPj4gK2dldHMgcGx1Z2dlZCBpbiBhcyBhIGNvcmVzaWdodCBzaW5rIGRldmlj ZSBiZWNhdXNlIHRoZSBjb3JyZXNwb25kaW5nIHRyYWNlCj4+ICtnZW5hcmF0b3JzIChFVEUpLCBh cmUgcGx1Z2dlZCBpbiBhcyBzb3VyY2UgZGV2aWNlLgo+PiArCj4+ICtUaGUgVFJCRSBpcyBub3Qg Y29tcGxpYW50IHRvIENvcmVTaWdodCBhcmNoaXRlY3R1cmUgc3BlY2lmaWNhdGlvbnMsIGJ1dCBp cwo+PiArZHJpdmVuIHZpYSB0aGUgQ29yZVNpZ2h0IGRyaXZlciBmcmFtZXdvcmsgdG8gc3VwcG9y dCB0aGUgRVRFICh3aGljaCBpcwo+PiArQ29yZVNpZ2h0IGNvbXBsaWFudCkgaW50ZWdyYXRpb24u Cj4+ICsKPj4gK1N5c2ZzIGZpbGVzIGFuZCBkaXJlY3Rvcmllcwo+PiArLS0tLS0tLS0tLS0tLS0t LS0tLS0tLS0tLS0tCj4+ICsKPj4gK1RoZSBUUkJFIGRldmljZXMgYXBwZWFyIG9uIHRoZSBleGlz dGluZyBjb3Jlc2lnaHQgYnVzIGFsb25nc2lkZSB0aGUgb3RoZXIKPj4gK2NvcmVzaWdodCBkZXZp Y2VzOjoKPj4gKwo+PiArwqDCoMKgID4kIGxzIC9zeXMvYnVzL2NvcmVzaWdodC9kZXZpY2VzCj4+ ICvCoMKgwqAgdHJiZTDCoCB0cmJlMcKgIHRyYmUyIHRyYmUzCj4+ICsKPj4gK1RoZSBgYHRyYmU8 Tj5gYCBuYW1lZCBUUkJFcyBhcmUgYXNzb2NpYXRlZCB3aXRoIGEgQ1BVLjo6Cj4+ICsKPj4gK8Kg wqDCoCA+JCBscyAvc3lzL2J1cy9jb3Jlc2lnaHQvZGV2aWNlcy90cmJlMC8KPj4gK8KgwqDCoMKg wqDCoMKgIGFsaWduIGRibQo+PiArCj4+ICsqS2V5IGZpbGUgaXRlbXMgYXJlOi0qCj4+ICvCoMKg ICogYGBhbGlnbmBgOiBUUkJFIHdyaXRlIHBvaW50ZXIgYWxpZ25tZW50Cj4+ICvCoMKgICogYGBk Ym1gYDogVFJCRSB1cGRhdGVzIG1lbW9yeSB3aXRoIGFjY2VzcyBhbmQgZGlydHkgZmxhZ3MKPj4g Kwo+PiBkaWZmIC0tZ2l0IGEvYXJjaC9hcm02NC9pbmNsdWRlL2FzbS9zeXNyZWcuaCBiL2FyY2gv YXJtNjQvaW5jbHVkZS9hc20vc3lzcmVnLmgKPj4gaW5kZXggZDYwNzUwZTcuLmQ3ZTY1ZjAgMTAw NjQ0Cj4+IC0tLSBhL2FyY2gvYXJtNjQvaW5jbHVkZS9hc20vc3lzcmVnLmgKPj4gKysrIGIvYXJj aC9hcm02NC9pbmNsdWRlL2FzbS9zeXNyZWcuaAo+PiBAQCAtOTcsNiArOTcsNyBAQAo+PiDCoCAj ZGVmaW5lIFNFVF9QU1RBVEVfVUFPKHgpwqDCoMKgwqDCoMKgwqAgX19lbWl0X2luc3QoMHhkNTAw NDAxZiB8IFBTVEFURV9VQU8gfCAoKCEheCkgPDwgUFNUQVRFX0ltbV9zaGlmdCkpCj4+IMKgICNk ZWZpbmUgU0VUX1BTVEFURV9TU0JTKHgpwqDCoMKgwqDCoMKgwqAgX19lbWl0X2luc3QoMHhkNTAw NDAxZiB8IFBTVEFURV9TU0JTIHwgKCghIXgpIDw8IFBTVEFURV9JbW1fc2hpZnQpKQo+PiDCoCAj ZGVmaW5lIFNFVF9QU1RBVEVfVENPKHgpwqDCoMKgwqDCoMKgwqAgX19lbWl0X2luc3QoMHhkNTAw NDAxZiB8IFBTVEFURV9UQ08gfCAoKCEheCkgPDwgUFNUQVRFX0ltbV9zaGlmdCkpCj4+ICsjZGVm aW5lIFRTQl9DU1lOQ8KgwqDCoMKgwqDCoMKgwqDCoMKgwqAgX19lbWl0X2luc3QoMHhkNTAzMjI1 ZikKPj4gwqAgwqAgI2RlZmluZSBzZXRfcHN0YXRlX3Bhbih4KcKgwqDCoMKgwqDCoMKgIGFzbSB2 b2xhdGlsZShTRVRfUFNUQVRFX1BBTih4KSkKPj4gwqAgI2RlZmluZSBzZXRfcHN0YXRlX3Vhbyh4 KcKgwqDCoMKgwqDCoMKgIGFzbSB2b2xhdGlsZShTRVRfUFNUQVRFX1VBTyh4KSkKPj4gQEAgLTg4 MCw2ICs4ODEsNyBAQAo+PiDCoCAjZGVmaW5lIElEX0FBNjRNTUZSMl9DTlBfU0hJRlTCoMKgwqDC oMKgwqDCoCAwCj4+IMKgIMKgIC8qIGlkX2FhNjRkZnIwICovCj4+ICsjZGVmaW5lIElEX0FBNjRE RlIwX1RSQkVfU0hJRlTCoMKgwqDCoMKgwqDCoCA0NAo+PiDCoCAjZGVmaW5lIElEX0FBNjRERlIw X1RSQUNFX0ZJTFRfU0hJRlTCoMKgwqAgNDAKPj4gwqAgI2RlZmluZSBJRF9BQTY0REZSMF9ET1VC TEVMT0NLX1NISUZUwqDCoMKgIDM2Cj4+IMKgICNkZWZpbmUgSURfQUE2NERGUjBfUE1TVkVSX1NI SUZUwqDCoMKgIDMyCj4+IGRpZmYgLS1naXQgYS9kcml2ZXJzL2h3dHJhY2luZy9jb3Jlc2lnaHQv S2NvbmZpZyBiL2RyaXZlcnMvaHd0cmFjaW5nL2NvcmVzaWdodC9LY29uZmlnCj4+IGluZGV4IGYx NTRhZTcuLmFhNjU3YWIgMTAwNjQ0Cj4+IC0tLSBhL2RyaXZlcnMvaHd0cmFjaW5nL2NvcmVzaWdo dC9LY29uZmlnCj4+ICsrKyBiL2RyaXZlcnMvaHd0cmFjaW5nL2NvcmVzaWdodC9LY29uZmlnCj4+ IEBAIC0xNjQsNiArMTY0LDE3IEBAIGNvbmZpZyBDT1JFU0lHSFRfQ1RJCj4+IMKgwqDCoMKgwqDC oMKgIFRvIGNvbXBpbGUgdGhpcyBkcml2ZXIgYXMgYSBtb2R1bGUsIGNob29zZSBNIGhlcmU6IHRo ZQo+PiDCoMKgwqDCoMKgwqDCoCBtb2R1bGUgd2lsbCBiZSBjYWxsZWQgY29yZXNpZ2h0LWN0aS4K Pj4gwqAgK2NvbmZpZyBDT1JFU0lHSFRfVFJCRQo+PiArwqDCoMKgIGJvb2wgIlRyYWNlIEJ1ZmZl ciBFeHRlbnNpb24gKFRSQkUpIGRyaXZlciIKPj4gK8KgwqDCoCBkZXBlbmRzIG9uIEFSTTY0Cj4+ ICvCoMKgwqAgaGVscAo+PiArwqDCoMKgwqDCoCBUaGlzIGRyaXZlciBwcm92aWRlcyBzdXBwb3J0 IGZvciBwZXJjcHUgVHJhY2UgQnVmZmVyIEV4dGVuc2lvbiAoVFJCRSkuCj4+ICvCoMKgwqDCoMKg IFRSQkUgYWx3YXlzIG5lZWRzIHRvIGJlIHVzZWQgYWxvbmcgd2l0aCBpdCdzIGNvcnJlc3BvbmRp bmcgcGVyY3B1IEVURQo+PiArwqDCoMKgwqDCoCBjb21wb25lbnQuIEVURSBnZW5lcmF0ZXMgdHJh Y2UgZGF0YSB3aGljaCBpcyB0aGVuIGNhcHR1cmVkIHdpdGggVFJCRS4KPj4gK8KgwqDCoMKgwqAg VW5saWtlIHRyYWRpdGlvbmFsIHNpbmsgZGV2aWNlcywgVFJCRSBpcyBhIENQVSBmZWF0dXJlIGFj Y2Vzc2libGUgdmlhCj4+ICvCoMKgwqDCoMKgIHN5c3RlbSByZWdpc3RlcnMuIEJ1dCBpdCdzIGV4 cGxpY2l0IGRlcGVuZGVuY3kgd2l0aCB0cmFjZSB1bml0IChFVEUpCj4+ICvCoMKgwqDCoMKgIHJl cXVpcmVzIGl0IHRvIGJlIHBsdWdnZWQgaW4gYXMgYSBjb3Jlc2lnaHQgc2luayBkZXZpY2UuCj4+ ICsKPj4gwqAgY29uZmlnIENPUkVTSUdIVF9DVElfSU5URUdSQVRJT05fUkVHUwo+PiDCoMKgwqDC oMKgIGJvb2wgIkFjY2VzcyBDVEkgQ29yZVNpZ2h0IEludGVncmF0aW9uIFJlZ2lzdGVycyIKPj4g wqDCoMKgwqDCoCBkZXBlbmRzIG9uIENPUkVTSUdIVF9DVEkKPj4gZGlmZiAtLWdpdCBhL2RyaXZl cnMvaHd0cmFjaW5nL2NvcmVzaWdodC9NYWtlZmlsZSBiL2RyaXZlcnMvaHd0cmFjaW5nL2NvcmVz aWdodC9NYWtlZmlsZQo+PiBpbmRleCBmMjBlMzU3Li5kNjA4MTY1IDEwMDY0NAo+PiAtLS0gYS9k cml2ZXJzL2h3dHJhY2luZy9jb3Jlc2lnaHQvTWFrZWZpbGUKPj4gKysrIGIvZHJpdmVycy9od3Ry YWNpbmcvY29yZXNpZ2h0L01ha2VmaWxlCj4+IEBAIC0yMSw1ICsyMSw2IEBAIG9iai0kKENPTkZJ R19DT1JFU0lHSFRfU1RNKSArPSBjb3Jlc2lnaHQtc3RtLm8KPj4gwqAgb2JqLSQoQ09ORklHX0NP UkVTSUdIVF9DUFVfREVCVUcpICs9IGNvcmVzaWdodC1jcHUtZGVidWcubwo+PiDCoCBvYmotJChD T05GSUdfQ09SRVNJR0hUX0NBVFUpICs9IGNvcmVzaWdodC1jYXR1Lm8KPj4gwqAgb2JqLSQoQ09O RklHX0NPUkVTSUdIVF9DVEkpICs9IGNvcmVzaWdodC1jdGkubwo+PiArb2JqLSQoQ09ORklHX0NP UkVTSUdIVF9UUkJFKSArPSBjb3Jlc2lnaHQtdHJiZS5vCj4+IMKgIGNvcmVzaWdodC1jdGkteSA6 PSBjb3Jlc2lnaHQtY3RpLWNvcmUub8KgwqDCoCBjb3Jlc2lnaHQtY3RpLXBsYXRmb3JtLm8gXAo+ PiDCoMKgwqDCoMKgwqDCoMKgwqDCoMKgwqAgY29yZXNpZ2h0LWN0aS1zeXNmcy5vCj4+IGRpZmYg LS1naXQgYS9kcml2ZXJzL2h3dHJhY2luZy9jb3Jlc2lnaHQvY29yZXNpZ2h0LXRyYmUuYyBiL2Ry aXZlcnMvaHd0cmFjaW5nL2NvcmVzaWdodC9jb3Jlc2lnaHQtdHJiZS5jCj4+IG5ldyBmaWxlIG1v ZGUgMTAwNjQ0Cj4+IGluZGV4IDAwMDAwMDAuLmRkYzFkMzQKPj4gLS0tIC9kZXYvbnVsbAo+PiAr KysgYi9kcml2ZXJzL2h3dHJhY2luZy9jb3Jlc2lnaHQvY29yZXNpZ2h0LXRyYmUuYwo+PiBAQCAt MCwwICsxLDk2NiBAQAo+PiArLy8gU1BEWC1MaWNlbnNlLUlkZW50aWZpZXI6IEdQTC0yLjAKPj4g Ky8qCj4+ICsgKiBUaGlzIGRyaXZlciBlbmFibGVzIFRyYWNlIEJ1ZmZlciBFeHRlbnNpb24gKFRS QkUpIGFzIGEgcGVyLWNwdSBjb3Jlc2lnaHQKPj4gKyAqIHNpbmsgZGV2aWNlIGNvdWxkIHRoZW4g cGFpciB3aXRoIGFuIGFwcHJvcHJpYXRlIHBlci1jcHUgY29yZXNpZ2h0IHNvdXJjZQo+PiArICog ZGV2aWNlIChFVEUpIHRodXMgZ2VuZXJhdGluZyByZXF1aXJlZCB0cmFjZSBkYXRhLiBUcmFjZSBj YW4gYmUgZW5hYmxlZAo+PiArICogdmlhIHRoZSBwZXJmIGZyYW1ld29yay4KPj4gKyAqCj4+ICsg KiBDb3B5cmlnaHQgKEMpIDIwMjAgQVJNIEx0ZC4KPj4gKyAqCj4+ICsgKiBBdXRob3I6IEFuc2h1 bWFuIEtoYW5kdWFsIDxhbnNodW1hbi5raGFuZHVhbEBhcm0uY29tPgo+PiArICovCj4+ICsjZGVm aW5lIERSVk5BTUUgImFybV90cmJlIgo+PiArCj4+ICsjZGVmaW5lIHByX2ZtdChmbXQpIERSVk5B TUUgIjogIiBmbXQKPj4gKwo+PiArI2luY2x1ZGUgImNvcmVzaWdodC10cmJlLmgiCj4+ICsKPj4g KyNkZWZpbmUgUEVSRl9JRFgyT0ZGKGlkeCwgYnVmKSAoKGlkeCkgJSAoKGJ1ZiktPm5yX3BhZ2Vz IDw8IFBBR0VfU0hJRlQpKQo+PiArCj4+ICsvKgo+PiArICogQSBwYWRkaW5nIHBhY2tldCB0aGF0 IHdpbGwgaGVscCB0aGUgdXNlciBzcGFjZSB0b29scwo+PiArICogaW4gc2tpcHBpbmcgcmVsZXZh bnQgc2VjdGlvbnMgaW4gdGhlIGNhcHR1cmVkIHRyYWNlCj4+ICsgKiBkYXRhIHdoaWNoIGNvdWxk IG5vdCBiZSBkZWNvZGVkLiBUUkJFIGRvZXNuJ3Qgc3VwcG9ydAo+PiArICogZm9ybWF0dGluZyB0 aGUgdHJhY2UgZGF0YSwgdW5saWtlIHRoZSBsZWdhY3kgQ29yZVNpZ2h0Cj4+ICsgKiBzaW5rcyBh bmQgdGh1cyB3ZSB1c2UgRVRFIHRyYWNlIHBhY2tldHMgdG8gcGFkIHRoZQo+PiArICogc2VjdGlv bnMgb2YgdGhlIGJ1ZmZlci4KPj4gKyAqLwo+PiArI2RlZmluZSBFVEVfSUdOT1JFX1BBQ0tFVCAw eDcwCj4+ICsKPj4gK2VudW0gdHJiZV9mYXVsdF9hY3Rpb24gewo+PiArwqDCoMKgIFRSQkVfRkFV TFRfQUNUX1dSQVAsCj4+ICvCoMKgwqAgVFJCRV9GQVVMVF9BQ1RfU1BVUklPVVMsCj4+ICvCoMKg wqAgVFJCRV9GQVVMVF9BQ1RfRkFUQUwsCj4+ICt9Owo+PiArCj4+ICtzdHJ1Y3QgdHJiZV9idWYg ewo+PiArwqDCoMKgIHVuc2lnbmVkIGxvbmcgdHJiZV9iYXNlOwo+PiArwqDCoMKgIHVuc2lnbmVk IGxvbmcgdHJiZV9saW1pdDsKPj4gK8KgwqDCoCB1bnNpZ25lZCBsb25nIHRyYmVfd3JpdGU7Cj4+ ICvCoMKgwqAgaW50IG5yX3BhZ2VzOwo+PiArwqDCoMKgIHZvaWQgKipwYWdlczsKPj4gK8KgwqDC oCBib29sIHNuYXBzaG90Owo+PiArwqDCoMKgIHN0cnVjdCB0cmJlX2NwdWRhdGEgKmNwdWRhdGE7 Cj4+ICt9Owo+PiArCj4+ICtzdHJ1Y3QgdHJiZV9jcHVkYXRhIHsKPj4gK8KgwqDCoCBib29sIHRy YmVfZGJtOwo+PiArwqDCoMKgIHU2NCB0cmJlX2FsaWduOwo+PiArwqDCoMKgIGludCBjcHU7Cj4+ ICvCoMKgwqAgZW51bSBjc19tb2RlIG1vZGU7Cj4+ICvCoMKgwqAgc3RydWN0IHRyYmVfYnVmICpi dWY7Cj4+ICvCoMKgwqAgc3RydWN0IHRyYmVfZHJ2ZGF0YSAqZHJ2ZGF0YTsKPj4gK307Cj4+ICsK Pj4gK3N0cnVjdCB0cmJlX2RydmRhdGEgewo+PiArwqDCoMKgIHN0cnVjdCB0cmJlX2NwdWRhdGEg X19wZXJjcHUgKmNwdWRhdGE7Cj4+ICvCoMKgwqAgc3RydWN0IHBlcmZfb3V0cHV0X2hhbmRsZSBf X3BlcmNwdSAqKmhhbmRsZTsKPj4gK8KgwqDCoCBzdHJ1Y3QgaGxpc3Rfbm9kZSBob3RwbHVnX25v ZGU7Cj4+ICvCoMKgwqAgaW50IGlycTsKPj4gK8KgwqDCoCBjcHVtYXNrX3Qgc3VwcG9ydGVkX2Nw dXM7Cj4+ICvCoMKgwqAgZW51bSBjcHVocF9zdGF0ZSB0cmJlX29ubGluZTsKPj4gK8KgwqDCoCBz dHJ1Y3QgcGxhdGZvcm1fZGV2aWNlICpwZGV2Owo+PiArfTsKPj4gKwo+PiArc3RhdGljIGludCB0 cmJlX2FsbG9jX25vZGUoc3RydWN0IHBlcmZfZXZlbnQgKmV2ZW50KQo+PiArewo+PiArwqDCoMKg IGlmIChldmVudC0+Y3B1ID09IC0xKQo+PiArwqDCoMKgwqDCoMKgwqAgcmV0dXJuIE5VTUFfTk9f Tk9ERTsKPj4gK8KgwqDCoCByZXR1cm4gY3B1X3RvX25vZGUoZXZlbnQtPmNwdSk7Cj4+ICt9Cj4+ ICsKPj4gK3N0YXRpYyB2b2lkIHRyYmVfZHJhaW5fYnVmZmVyKHZvaWQpCj4+ICt7Cj4+ICvCoMKg wqAgYXNtKFRTQl9DU1lOQyk7Cj4+ICvCoMKgwqAgZHNiKG5zaCk7Cj4+ICt9Cj4+ICsKPj4gK3N0 YXRpYyB2b2lkIHRyYmVfZHJhaW5fYW5kX2Rpc2FibGVfbG9jYWwodm9pZCkKPj4gK3sKPj4gK8Kg wqDCoCB0cmJlX2RyYWluX2J1ZmZlcigpOwo+PiArwqDCoMKgIHdyaXRlX3N5c3JlZ19zKDAsIFNZ U19UUkJMSU1JVFJfRUwxKTsKPj4gK8KgwqDCoCBpc2IoKTsKPj4gK30KPj4gKwo+PiArc3RhdGlj IHZvaWQgdHJiZV9yZXNldF9sb2NhbCh2b2lkKQo+PiArewo+PiArwqDCoMKgIHRyYmVfZHJhaW5f YW5kX2Rpc2FibGVfbG9jYWwoKTsKPj4gK8KgwqDCoCB3cml0ZV9zeXNyZWdfcygwLCBTWVNfVFJC UFRSX0VMMSk7Cj4+ICvCoMKgwqAgd3JpdGVfc3lzcmVnX3MoMCwgU1lTX1RSQkJBU0VSX0VMMSk7 Cj4+ICvCoMKgwqAgd3JpdGVfc3lzcmVnX3MoMCwgU1lTX1RSQlNSX0VMMSk7Cj4+ICvCoMKgwqAg aXNiKCk7Cj4gCj4gVGhpcyBpcyBpc2IoKSBpcyBub3QgbmVjZXNzYXJ5LgoKRHJvcHBlZC4KCgo+ IAo+PiArfQo+PiArCj4+ICsvKgo+PiArICogVFJCRSBCdWZmZXIgTWFuYWdlbWVudAo+PiArICoK Pj4gKyAqIFRoZSBUUkJFIGJ1ZmZlciBzcGFucyBmcm9tIHRoZSBiYXNlIHBvaW50ZXIgdGlsbCB0 aGUgbGltaXQgcG9pbnRlci4gV2hlbiBlbmFibGVkLAo+PiArICogaXQgc3RhcnRzIHdyaXRpbmcg dHJhY2UgZGF0YSBmcm9tIHRoZSB3cml0ZSBwb2ludGVyIG9ud2FyZCB0aWxsIHRoZSBsaW1pdCBw b2ludGVyLgo+IAo+IAo+PiArICogV2hlbiB0aGUgd3JpdGUgcG9pbnRlciByZWFjaGVzIHRoZSBh ZGRyZXNzIGp1c3QgYmVmb3JlIHRoZSBsaW1pdCBwb2ludGVyLCBpdCBnZXRzCj4+ICsgKiB3cmFw cGVkIGFyb3VuZCBhZ2FpbiB0byB0aGUgYmFzZSBwb2ludGVyLiBUaGlzIGlzIGNhbGxlZCBhIFRS QkUgd3JhcCBldmVudCwgd2hpY2gKPj4gKyAqIGdlbmVyYXRlcyBhIG1haW50ZW5hbmNlIGludGVy cnVwdCB3aGVuIG9wZXJhdGVkIGluIFdSQVAgb3IgU1RPUCBtb2RlLgo+IAo+IEFjY29yZGluZyB0 byB0aGUgVFJNLCBpdCBpcyBGSUxMIG1vZGUsIGluc3RlYWQgb2YgU1RPUC4gU28gcGxlYXNlIGNo YW5nZSB0aGUgYWJvdmUgdG86Cj4gCj4gIm9wZXJhdGVkIGluIFdSQVAgb3IgRklMTCBtb2RlIi4K ClVwZGF0ZWQuCgo+IAo+IAo+PiDCoMKgwqAgVGhlIHdyaXRlCj4+ICsgKiBwb2ludGVyIGFnYWlu IHN0YXJ0cyB3cml0aW5nIHRyYWNlIGRhdGEgZnJvbSB0aGUgYmFzZSBwb2ludGVyIHVudGlsIGp1 c3QgYmVmb3JlCj4+ICsgKiB0aGUgbGltaXQgcG9pbnRlciBiZWZvcmUgZ2V0dGluZyB3cmFwcGVk IGFnYWluIHdpdGggYW4gSVJRIGFuZCB0aGlzIHByb2Nlc3MganVzdAo+PiArICogZ29lcyBvbiBh cyBsb25nIGFzIHRoZSBUUkJFIGlzIGVuYWJsZWQuCj4gCj4gVGhpcyBjb3VsZCBiZSBkcm9wcGVk IGFzIGl0IGFwcGxpZXMgdG8gV1JBUC9DSVJDVUxBUiBidWZmZXIgbW9kZSwgd2hpY2ggd2UgZG9u J3QgdXNlLgoKUHJvYmFibHkgdGhpcyBjb3VsZCBiZSBjaGFuZ2VkIGEgYml0IHRvIG1hdGNoIHRo ZSBGSUxMIG1vZGUuIEJlY2F1c2UgaXQgaXMgZXNzZW50aWFsCnRvIGRlc2NyaWJlIHRoZSBjb250 aW51b3VzIG5hdHVyZSBvZiB0aGUgYnVmZmVyIG9wZXJhdGlvbiwgZXZlbiBpbiB0aGUgRklMTCBt b2RlLgoKICogQWZ0ZXIgVFJCRQogKiBJUlEgZ2V0cyBoYW5kbGVkIGFuZCBlbmFibGVkIGFnYWlu LCB3cml0ZSBwb2ludGVyIGFnYWluIHN0YXJ0cyB3cml0aW5nIHRyYWNlIGRhdGEKICogZnJvbSB0 aGUgYmFzZSBwb2ludGVyIHVudGlsIGp1c3QgYmVmb3JlIHRoZSBsaW1pdCBwb2ludGVyIGJlZm9y ZSBnZXR0aW5nIHdyYXBwZWQKICogYWdhaW4gd2l0aCBhbiBJUlEgYW5kIHRoaXMgcHJvY2VzcyBq dXN0IGdvZXMgb24gYXMgbG9uZyBhcyB0aGUgVFJCRSBpcyBlbmFibGVkLgoKPiAKPiAKPj4gKyAq Cj4+ICsgKsKgwqDCoCBXcmFwIGFyb3VuZCB3aXRoIGFuIElSUQo+PiArICrCoMKgwqAgLS0tLS0t IDwgLS0tLS0tIDwgLS0tLS0tLSA8IC0tLS0tIDwgLS0tLS0KPj4gKyAqwqDCoMKgIHzCoMKgwqDC oMKgwqDCoMKgwqDCoMKgwqDCoMKgwqDCoMKgwqDCoCB8Cj4+ICsgKsKgwqDCoCAtLS0tLS0gPiAt LS0tLS0gPiAtLS0tLS0tID4gLS0tLS0gPiAtLS0tLQo+PiArICoKPj4gKyAqwqDCoMKgICstLS0t LS0tLS0tLS0tLS0rLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0rCj4+ICsgKsKgwqDCoCB8wqDCoMKg wqDCoMKgwqAgfMKgwqDCoMKgwqDCoMKgwqDCoMKgwqAgfAo+PiArICrCoMKgwqAgKy0tLS0tLS0t LS0tLS0tLSstLS0tLS0tLS0tLS0tLS0tLS0tLS0tLSsKPj4gKyAqwqDCoMKgIEJhc2UgUG9pbnRl csKgwqDCoCBXcml0ZSBQb2ludGVywqDCoMKgwqDCoMKgwqAgTGltaXQgUG9pbnRlcgo+PiArICoK Pj4gKyAqIFRoZSBiYXNlIGFuZCBsaW1pdCBwb2ludGVycyBhbHdheXMgbmVlZHMgdG8gYmUgUEFH RV9TSVpFIGFsaWduZWQuIEJ1dCB0aGUgd3JpdGUKPj4gKyAqIHBvaW50ZXIgY2FuIGJlIGFsaWdu ZWQgdG8gdGhlIGltcGxlbWVudGF0aW9uIGRlZmluZWQgVFJCRSB0cmFjZSBidWZmZXIgYWxpZ25t ZW50Cj4+ICsgKiBhcyBjYXB0dXJlZCBpbiB0cmJlX2NwdWRhdGEtPnRyYmVfYWxpZ24uCj4+ICsg Kgo+PiArICoKPj4gKyAqwqDCoMKgwqDCoMKgwqAgaGVhZMKgwqDCoMKgwqDCoMKgIHRhaWzCoMKg wqDCoMKgwqDCoCB3YWtldXAKPj4gKyAqwqDCoMKgICstLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0t LS0tLS0tLS0tLS0tLS0rLS0tLS0gfiB+IC0tLS0tLQo+PiArICrCoMKgwqAgfCQkJCQkJCR8IyMj IyMjIyMjIyMjIyMjI3wkJCQkJCQkJCQkJCQkJHzCoMKgwqDCoMKgwqDCoCB8Cj4+ICsgKsKgwqDC oCArLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tKy0tLS0tIH4gfiAtLS0t LS0KPj4gKyAqwqDCoMKgIEJhc2UgUG9pbnRlcsKgwqDCoCBXcml0ZSBQb2ludGVywqDCoMKgwqDC oMKgwqAgTGltaXQgUG9pbnRlcgo+PiArICoKPj4gKyAqIFRoZSBwZXJmX291dHB1dF9oYW5kbGUg aW5kaWNlcyAoaGVhZCwgdGFpbCwgd2FrZXVwKSBhcmUgbW9ub3RvbmljYWxseSBpbmNyZWFzaW5n Cj4+ICsgKiB2YWx1ZXMgd2hpY2ggdHJhY2tzIGFsbCB0aGUgZHJpdmVyIHdyaXRlcyBhbmQgdXNl ciByZWFkcyBmcm9tIHRoZSBwZXJmIGF1eGlsaWFyeQo+PiArICogYnVmZmVyLiBHZW5lcmFsbHkg W2hlYWQuLnRhaWxdIGlzIHRoZSBhcmVhIHdoZXJlIHRoZSBkcml2ZXIgY2FuIHdyaXRlIGludG8g dW5sZXNzCj4+ICsgKiB0aGUgd2FrZXVwIGlzIGJlaGluZCB0aGUgdGFpbC4gRW5hYmxlZCBUUkJF IGJ1ZmZlciBzcGFuIG5lZWRzIHRvIGJlIGFkanVzdGVkIGFuZAo+PiArICogY29uZmlndXJlZCBk ZXBlbmRpbmcgb24gdGhlIHBlcmZfb3V0cHV0X2hhbmRsZSBpbmRpY2VzLCBzbyB0aGF0IHRoZSBk cml2ZXIgZG9lcwo+PiArICogbm90IG92ZXJyaWRlIGludG8gYXJlYXMgaW4gdGhlIHBlcmYgYXV4 aWxpYXJ5IGJ1ZmZlciB3aGljaCBpcyBiZWluZyBvciB5ZXQgdG8gYmUKPj4gKyAqIGNvbnN1bWVk IGZyb20gdGhlIHVzZXIgc3BhY2UuIFRoZSBlbmFibGVkIFRSQkUgYnVmZmVyIGFyZWEgaXMgYSBt b3Zpbmcgc3Vic2V0IG9mCj4+ICsgKiB0aGUgYWxsb2NhdGVkIHBlcmYgYXV4aWxpYXJ5IGJ1ZmZl ci4KPj4gKyAqLwo+PiArc3RhdGljIHZvaWQgdHJiZV9wYWRfYnVmKHN0cnVjdCBwZXJmX291dHB1 dF9oYW5kbGUgKmhhbmRsZSwgaW50IGxlbikKPj4gK3sKPj4gK8KgwqDCoCBzdHJ1Y3QgdHJiZV9i dWYgKmJ1ZiA9IGV0bV9wZXJmX3NpbmtfY29uZmlnKGhhbmRsZSk7Cj4+ICvCoMKgwqAgdTY0IGhl YWQgPSBQRVJGX0lEWDJPRkYoaGFuZGxlLT5oZWFkLCBidWYpOwo+PiArCj4+ICvCoMKgwqAgbWVt c2V0KCh2b2lkICopIGJ1Zi0+dHJiZV9iYXNlICsgaGVhZCwgRVRFX0lHTk9SRV9QQUNLRVQsIGxl bik7Cj4gCj4gbWlub3Igbml0OiBZb3UgZG9uJ3QgbmVlZCBhIHNwYWNlIGFmdGVyICIodHlwZSAq KSIgZm9yIGNhc3RpbmcsIGhlcmUgYW5kIGJlbG93IGF0Cj4gc29tZSBvdGhlciBwbGFjZXMuCgpG aXhlZC4KCj4gCj4+ICvCoMKgwqAgaWYgKCFidWYtPnNuYXBzaG90KQo+PiArwqDCoMKgwqDCoMKg wqAgcGVyZl9hdXhfb3V0cHV0X3NraXAoaGFuZGxlLCBsZW4pOwo+PiArfQo+PiArCj4+ICtzdGF0 aWMgdW5zaWduZWQgbG9uZyB0cmJlX3NuYXBzaG90X29mZnNldChzdHJ1Y3QgcGVyZl9vdXRwdXRf aGFuZGxlICpoYW5kbGUpCj4+ICt7Cj4+ICvCoMKgwqAgc3RydWN0IHRyYmVfYnVmICpidWYgPSBl dG1fcGVyZl9zaW5rX2NvbmZpZyhoYW5kbGUpOwo+PiArCj4+ICvCoMKgwqAgLyoKPj4gK8KgwqDC oMKgICogVGhlIEVURSB0cmFjZSBoYXMgYWxpZ25tZW50IHN5bmNocm9uaXphdGlvbiBwYWNrZXRz IGFsbG93aW5nCj4+ICvCoMKgwqDCoCAqIHRoZSBkZWNvZGVyIHRvIHJlc2V0IGluIGNhc2Ugb2Yg YW4gb3ZlcmZsb3cgb3IgY29ycnVwdGlvbi4KPj4gK8KgwqDCoMKgICogU28gd2UgY2FuIHVzZSB0 aGUgZW50aXJlIGJ1ZmZlciBmb3IgdGhlIHNuYXBzaG90IG1vZGUuCj4+ICvCoMKgwqDCoCAqLwo+ PiArwqDCoMKgIHJldHVybiBidWYtPm5yX3BhZ2VzICogUEFHRV9TSVpFOwo+PiArfQo+PiArCj4+ ICsvKgo+PiArICogVFJCRSBMaW1pdCBDYWxjdWxhdGlvbgo+PiArICoKPj4gKyAqIFRoZSBmb2xs b3dpbmcgbWFya2VycyBhcmUgdXNlZCB0byBpbGx1c3RyYXRlIHZhcmlvdXMgVFJCRSBidWZmZXIg c2l0dWF0aW9ucy4KPj4gKyAqCj4+ICsgKiAkJCQkIC0gRGF0YSBhcmVhLCB1bmNvbnN1bWVkIGNh cHR1cmVkIHRyYWNlIGRhdGEsIG5vdCB0byBiZSBvdmVycmlkZGVuCj4+ICsgKiAjIyMjIC0gRnJl ZSBhcmVhLCBlbmFibGVkLCB0cmFjZSB3aWxsIGJlIHdyaXR0ZW4KPj4gKyAqICUlJSUgLSBGcmVl IGFyZWEsIGRpc2FibGVkLCB0cmFjZSB3aWxsIG5vdCBiZSB3cml0dGVuCj4+ICsgKiA9PT09IC0g RnJlZSBhcmVhLCBwYWRkZWQgd2l0aCBFVEVfSUdOT1JFX1BBQ0tFVCwgdHJhY2Ugd2lsbCBiZSBz a2lwcGVkCj4+ICsgKi8KPj4gK3N0YXRpYyB1bnNpZ25lZCBsb25nIHRyYmVfbm9ybWFsX29mZnNl dChzdHJ1Y3QgcGVyZl9vdXRwdXRfaGFuZGxlICpoYW5kbGUpCj4+ICt7Cj4+ICvCoMKgwqAgc3Ry dWN0IHRyYmVfYnVmICpidWYgPSBldG1fcGVyZl9zaW5rX2NvbmZpZyhoYW5kbGUpOwo+PiArwqDC oMKgIHN0cnVjdCB0cmJlX2NwdWRhdGEgKmNwdWRhdGEgPSBidWYtPmNwdWRhdGE7Cj4+ICvCoMKg wqAgY29uc3QgdTY0IGJ1ZnNpemUgPSBidWYtPm5yX3BhZ2VzICogUEFHRV9TSVpFOwo+PiArwqDC oMKgIHU2NCBsaW1pdCA9IGJ1ZnNpemU7Cj4+ICvCoMKgwqAgdTY0IGhlYWQsIHRhaWwsIHdha2V1 cDsKPj4gKwo+PiArwqDCoMKgIGhlYWQgPSBQRVJGX0lEWDJPRkYoaGFuZGxlLT5oZWFkLCBidWYp Owo+PiArCj4+ICvCoMKgwqAgLyoKPj4gK8KgwqDCoMKgICrCoMKgwqDCoMKgwqDCoCBoZWFkCj4+ ICvCoMKgwqDCoCAqwqDCoMKgIC0tLS0tLS0+fAo+PiArwqDCoMKgwqAgKsKgwqDCoCB8Cj4+ICvC oMKgwqDCoCAqwqDCoMKgIGhlYWTCoMKgwqAgVFJCRSBhbGlnbsKgwqDCoCB0YWlsCj4+ICvCoMKg wqDCoCAqICstLS0tfC0tLS0tLS18LS0tLS0tLS0tLS0tLS0tfC0tLS0tLS0rCj4+ICvCoMKgwqDC oCAqIHwkJCQkfD09PT09PT18IyMjIyMjIyMjIyMjIyMjfCQkJCQkJCR8Cj4+ICvCoMKgwqDCoCAq ICstLS0tfC0tLS0tLS18LS0tLS0tLS0tLS0tLS0tfC0tLS0tLS0rCj4+ICvCoMKgwqDCoCAqIHRy YmVfYmFzZcKgwqDCoMKgwqDCoMKgwqDCoMKgwqDCoMKgwqDCoCB0cmJlX2Jhc2UgKyBucl9wYWdl cwo+PiArwqDCoMKgwqAgKgo+PiArwqDCoMKgwqAgKiBQZXJmIGF1eCBidWZmZXIgb3V0cHV0IGhl YWQgcG9zaXRpb24gY2FuIGJlIG1pc2FsaWduZWQgZGVwZW5kaW5nIG9uCj4+ICvCoMKgwqDCoCAq IHZhcmlvdXMgZmFjdG9ycyBpbmNsdWRpbmcgdXNlciBzcGFjZSByZWFkcy4gSW4gY2FzZSBtaXNh bGlnbmVkLCBoZWFkCj4+ICvCoMKgwqDCoCAqIG5lZWRzIHRvIGJlIGFsaWduZWQgYmVmb3JlIFRS QkUgY2FuIGJlIGNvbmZpZ3VyZWQuIFBhZCB0aGUgYWxpZ25tZW50Cj4+ICvCoMKgwqDCoCAqIGdh cCB3aXRoIEVURV9JR05PUkVfUEFDS0VUIGJ5dGVzIHRoYXQgd2lsbCBiZSBpZ25vcmVkIGJ5IHVz ZXIgdG9vbHMKPj4gK8KgwqDCoMKgICogYW5kIHNraXAgdGhpcyBzZWN0aW9uIHRodXMgYWR2YW5j aW5nIHRoZSBoZWFkLgo+PiArwqDCoMKgwqAgKi8KPj4gK8KgwqDCoCBpZiAoIUlTX0FMSUdORUQo aGVhZCwgY3B1ZGF0YS0+dHJiZV9hbGlnbikpIHsKPj4gK8KgwqDCoMKgwqDCoMKgIHVuc2lnbmVk IGxvbmcgZGVsdGEgPSByb3VuZHVwKGhlYWQsIGNwdWRhdGEtPnRyYmVfYWxpZ24pIC0gaGVhZDsK Pj4gKwo+PiArwqDCoMKgwqDCoMKgwqAgZGVsdGEgPSBtaW4oZGVsdGEsIGhhbmRsZS0+c2l6ZSk7 Cj4+ICvCoMKgwqDCoMKgwqDCoCB0cmJlX3BhZF9idWYoaGFuZGxlLCBkZWx0YSk7Cj4+ICvCoMKg wqDCoMKgwqDCoCBoZWFkID0gUEVSRl9JRFgyT0ZGKGhhbmRsZS0+aGVhZCwgYnVmKTsKPj4gK8Kg wqDCoCB9Cj4+ICsKPj4gK8KgwqDCoCAvKgo+PiArwqDCoMKgwqAgKsKgwqDCoCBoZWFkID0gdGFp bCAoc2l6ZSA9IDApCj4+ICvCoMKgwqDCoCAqICstLS0tfC0tLS0tLS0tLS0tLS0tLS0tLS0tLS0t LS0tLS0tLS0rCj4+ICvCoMKgwqDCoCAqIHwkJCQkfCQkJCQkJCQkJCQkJCQkJCQkJCQkJCQkJCQk JCQkJMKgwqDCoCB8Cj4+ICvCoMKgwqDCoCAqICstLS0tfC0tLS0tLS0tLS0tLS0tLS0tLS0tLS0t LS0tLS0tLS0rCj4+ICvCoMKgwqDCoCAqIHRyYmVfYmFzZcKgwqDCoMKgwqDCoMKgwqDCoMKgwqDC oMKgwqDCoCB0cmJlX2Jhc2UgKyBucl9wYWdlcwo+PiArwqDCoMKgwqAgKgo+PiArwqDCoMKgwqAg KiBQZXJmIGF1eCBidWZmZXIgZG9lcyBub3QgaGF2ZSBhbnkgc3BhY2UgZm9yIHRoZSBkcml2ZXIg dG8gd3JpdGUgaW50by4KPj4gK8KgwqDCoMKgICogSnVzdCBjb21tdW5pY2F0ZSB0cmFjZSB0cnVu Y2F0aW9uIGV2ZW50IHRvIHRoZSB1c2VyIHNwYWNlIGJ5IG1hcmtpbmcKPj4gK8KgwqDCoMKgICog aXQgd2l0aCBQRVJGX0FVWF9GTEFHX1RSVU5DQVRFRC4KPj4gK8KgwqDCoMKgICovCj4+ICvCoMKg wqAgaWYgKCFoYW5kbGUtPnNpemUpIHsKPj4gK8KgwqDCoMKgwqDCoMKgIHBlcmZfYXV4X291dHB1 dF9mbGFnKGhhbmRsZSwgUEVSRl9BVVhfRkxBR19UUlVOQ0FURUQpOwo+PiArwqDCoMKgwqDCoMKg wqAgcmV0dXJuIDA7Cj4+ICvCoMKgwqAgfQo+PiArCj4+ICvCoMKgwqAgLyogQ29tcHV0ZSB0aGUg dGFpbCBhbmQgd2FrZXVwIGluZGljZXMgbm93IHRoYXQgd2UndmUgYWxpZ25lZCBoZWFkICovCj4+ ICvCoMKgwqAgdGFpbCA9IFBFUkZfSURYMk9GRihoYW5kbGUtPmhlYWQgKyBoYW5kbGUtPnNpemUs IGJ1Zik7Cj4+ICvCoMKgwqAgd2FrZXVwID0gUEVSRl9JRFgyT0ZGKGhhbmRsZS0+d2FrZXVwLCBi dWYpOwo+PiArCj4+ICvCoMKgwqAgLyoKPj4gK8KgwqDCoMKgICogTGV0cyBjYWxjdWxhdGUgdGhl IGJ1ZmZlciBhcmVhIHdoaWNoIFRSQkUgY291bGQgd3JpdGUgaW50by4gVGhlcmUKPj4gK8KgwqDC oMKgICogYXJlIHRocmVlIHBvc3NpYmxlIHNjZW5hcmlvcyBoZXJlLiBMaW1pdCBuZWVkcyB0byBi ZSBhbGlnbmVkIHdpdGgKPj4gK8KgwqDCoMKgICogUEFHRV9TSVpFIHBlciB0aGUgVFJCRSByZXF1 aXJlbWVudC4gQWx3YXlzIGF2b2lkIGNsb2JiZXJpbmcgdGhlCj4+ICvCoMKgwqDCoCAqIHVuY29u c3VtZWQgZGF0YS4KPj4gK8KgwqDCoMKgICoKPj4gK8KgwqDCoMKgICogMSkgaGVhZCA8IHRhaWwK Pj4gK8KgwqDCoMKgICoKPj4gK8KgwqDCoMKgICrCoMKgwqAgaGVhZMKgwqDCoMKgwqDCoMKgwqDC oMKgwqAgdGFpbAo+PiArwqDCoMKgwqAgKiArLS0tLXwtLS0tLS0tLS0tLS0tLS0tLS0tLS0tLXwt LS0tLS0tKwo+PiArwqDCoMKgwqAgKiB8JCQkJHwjIyMjIyMjIyMjIyMjIyMjIyMjIyMjI3wkJCQk JCQkfAo+PiArwqDCoMKgwqAgKiArLS0tLXwtLS0tLS0tLS0tLS0tLS0tLS0tLS0tLXwtLS0tLS0t Kwo+PiArwqDCoMKgwqAgKiB0cmJlX2Jhc2XCoMKgwqDCoMKgwqDCoMKgwqDCoMKgIGxpbWl0wqDC oMKgIHRyYmVfYmFzZSArIG5yX3BhZ2VzCj4+ICvCoMKgwqDCoCAqCj4+ICvCoMKgwqDCoCAqIFRS QkUgY291bGQgd3JpdGUgaW50byBbaGVhZC4udGFpbF0gYXJlYS4gVW5sZXNzIHRoZSB0YWlsIGlz IHJpZ2h0IGF0Cj4+ICvCoMKgwqDCoCAqIHRoZSBlbmQgb2YgdGhlIGJ1ZmZlciwgbmVpdGhlciBh biB3cmFwIGFyb3VuZCBub3IgYW4gSVJRIGlzIGV4cGVjdGVkCj4+ICvCoMKgwqDCoCAqIHdoaWxl IGJlaW5nIGVuYWJsZWQuCj4+ICvCoMKgwqDCoCAqCj4+ICvCoMKgwqDCoCAqIDIpIGhlYWQgPT0g dGFpbAo+PiArwqDCoMKgwqAgKgo+PiArwqDCoMKgwqAgKsKgwqDCoCBoZWFkID0gdGFpbCAoc2l6 ZSA+IDApCj4+ICvCoMKgwqDCoCAqICstLS0tfC0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0t LS0rCj4+ICvCoMKgwqDCoCAqIHwlJSUlfCMjIyMjIyMjIyMjIyMjIyMjIyMjIyMjIyMjIyMjIyN8 Cj4+ICvCoMKgwqDCoCAqICstLS0tfC0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0rCj4+ ICvCoMKgwqDCoCAqIHRyYmVfYmFzZcKgwqDCoMKgwqDCoMKgwqDCoMKgwqDCoMKgwqDCoCBsaW1p dCA9IHRyYmVfYmFzZSArIG5yX3BhZ2VzCj4+ICvCoMKgwqDCoCAqCj4+ICvCoMKgwqDCoCAqIFRS QkUgc2hvdWxkIGp1c3Qgd3JpdGUgaW50byBbaGVhZC4uYmFzZSArIG5yX3BhZ2VzXSBhcmVhIGV2 ZW4gdGhvdWdoCj4+ICvCoMKgwqDCoCAqIHRoZSBlbnRpcmUgYnVmZmVyIGlzIGVtcHR5LiBSZWFz b24gYmVpbmcsIHdoZW4gdGhlIHRyYWNlIHJlYWNoZXMgdGhlCj4+ICvCoMKgwqDCoCAqIGVuZCBv ZiB0aGUgYnVmZmVyLCBpdCB3aWxsIGp1c3Qgd3JhcCBhcm91bmQgd2l0aCBhbiBJUlEgZ2l2aW5n IGFuCj4+ICvCoMKgwqDCoCAqIG9wcG9ydHVuaXR5IHRvIHJlY29uZmlndXJlIHRoZSBidWZmZXIu Cj4+ICvCoMKgwqDCoCAqCj4+ICvCoMKgwqDCoCAqIDMpIHRhaWwgPCBoZWFkCj4+ICvCoMKgwqDC oCAqCj4+ICvCoMKgwqDCoCAqwqDCoMKgIHRhaWzCoMKgwqDCoMKgwqDCoMKgwqDCoMKgIGhlYWQK Pj4gK8KgwqDCoMKgICogKy0tLS18LS0tLS0tLS0tLS0tLS0tLS0tLS0tLS18LS0tLS0tLSsKPj4g K8KgwqDCoMKgICogfCUlJSV8JCQkJCQkJCQkJCQkJCQkJCQkJCQkJCR8IyMjIyMjI3wKPj4gK8Kg wqDCoMKgICogKy0tLS18LS0tLS0tLS0tLS0tLS0tLS0tLS0tLS18LS0tLS0tLSsKPj4gK8KgwqDC oMKgICogdHJiZV9iYXNlwqDCoMKgwqDCoMKgwqDCoMKgwqDCoMKgwqDCoMKgIGxpbWl0ID0gdHJi ZV9iYXNlICsgbnJfcGFnZXMKPj4gK8KgwqDCoMKgICoKPj4gK8KgwqDCoMKgICogVFJCRSBzaG91 bGQganVzdCB3cml0ZSBpbnRvIFtoZWFkLi5iYXNlICsgbnJfcGFnZXNdIGFyZWEgZXZlbiB0aG91 Z2gKPj4gK8KgwqDCoMKgICogdGhlIFt0cmJlX2Jhc2UuLnRhaWxdIGlzIGFsc28gZW1wdHkuIFJl YXNvbiBiZWluZywgd2hlbiB0aGUgdHJhY2UKPj4gK8KgwqDCoMKgICogcmVhY2hlcyB0aGUgZW5k IG9mIHRoZSBidWZmZXIsIGl0IHdpbGwganVzdCB3cmFwIGFyb3VuZCB3aXRoIGFuIElSUQo+PiAr wqDCoMKgwqAgKiBnaXZpbmcgYW4gb3Bwb3J0dW5pdHkgdG8gcmVjb25maWd1cmUgdGhlIGJ1ZmZl ci4KPj4gK8KgwqDCoMKgICovCj4+ICvCoMKgwqAgaWYgKGhlYWQgPCB0YWlsKQo+PiArwqDCoMKg wqDCoMKgwqAgbGltaXQgPSByb3VuZF9kb3duKHRhaWwsIFBBR0VfU0laRSk7Cj4+ICsKPj4gK8Kg wqDCoCAvKgo+PiArwqDCoMKgwqAgKiBXYWtldXAgbWF5IGJlIGFyYml0cmFyaWx5IGZhciBpbnRv IHRoZSBmdXR1cmUuIElmIGl0J3Mgbm90IGluIHRoZQo+PiArwqDCoMKgwqAgKiBjdXJyZW50IGdl bmVyYXRpb24sIGVpdGhlciB3ZSdsbCB3cmFwIGJlZm9yZSBoaXR0aW5nIGl0LCBvciBpdCdzCj4+ ICvCoMKgwqDCoCAqIGluIHRoZSBwYXN0IGFuZCBoYXMgYmVlbiBoYW5kbGVkIGFscmVhZHkuCj4+ ICvCoMKgwqDCoCAqCj4+ICvCoMKgwqDCoCAqIElmIHRoZXJlJ3MgYSB3YWtldXAgYmVmb3JlIHdl IHdyYXAsIGFycmFuZ2UgdG8gYmUgd29rZW4gdXAgYnkgdGhlCj4+ICvCoMKgwqDCoCAqIHBhZ2Ug Ym91bmRhcnkgZm9sbG93aW5nIGl0LiBLZWVwIHRoZSB0YWlsIGJvdW5kYXJ5IGlmIHRoYXQncyBs b3dlci4KPj4gK8KgwqDCoMKgICoKPj4gK8KgwqDCoMKgICrCoMKgwqAgaGVhZMKgwqDCoMKgwqDC oMKgIHdha2V1cMKgwqDCoCB0YWlsCj4+ICvCoMKgwqDCoCAqICstLS0tfC0tLS0tLS0tLS0tLS0t LXwtLS0tLS0tfC0tLS0tLS0rCj4+ICvCoMKgwqDCoCAqIHwkJCQkfCMjIyMjIyMjIyMjIyMjI3wl JSUlJSUlfCQkJCQkJCR8Cj4+ICvCoMKgwqDCoCAqICstLS0tfC0tLS0tLS0tLS0tLS0tLXwtLS0t LS0tfC0tLS0tLS0rCj4+ICvCoMKgwqDCoCAqIHRyYmVfYmFzZcKgwqDCoMKgwqDCoMKgIGxpbWl0 wqDCoMKgwqDCoMKgwqAgdHJiZV9iYXNlICsgbnJfcGFnZXMKPj4gK8KgwqDCoMKgICovCj4+ICvC oMKgwqAgaWYgKGhhbmRsZS0+d2FrZXVwIDwgKGhhbmRsZS0+aGVhZCArIGhhbmRsZS0+c2l6ZSkg JiYgaGVhZCA8PSB3YWtldXApCj4+ICvCoMKgwqDCoMKgwqDCoCBsaW1pdCA9IG1pbihsaW1pdCwg cm91bmRfdXAod2FrZXVwLCBQQUdFX1NJWkUpKTsKPj4gKwo+PiArwqDCoMKgIC8qCj4+ICvCoMKg wqDCoCAqIFRoZXJlIGFyZSB0d28gc2l0dWF0aW9uIHdoZW4gdGhpcyBjYW4gaGFwcGVuIGkuZSBs aW1pdCBpcyBiZWZvcmUKPj4gK8KgwqDCoMKgICogdGhlIGhlYWQgYW5kIGhlbmNlIFRSQkUgY2Fu bm90IGJlIGNvbmZpZ3VyZWQuCj4+ICvCoMKgwqDCoCAqCj4+ICvCoMKgwqDCoCAqIDEpIGhlYWQg PCB0YWlsIChhbGlnbmVkIGRvd24gd2l0aCBQQUdFX1NJWkUpIGFuZCBhbHNvIHRoZXkgYXJlIGJv dGgKPj4gK8KgwqDCoMKgICogd2l0aGluIHRoZSBzYW1lIFBBR0Ugc2l6ZSByYW5nZS4KPj4gK8Kg wqDCoMKgICoKPj4gK8KgwqDCoMKgICrCoMKgwqDCoMKgwqDCoMKgwqDCoMKgIFBBR0VfU0laRQo+ PiArwqDCoMKgwqAgKsKgwqDCoMKgwqDCoMKgIHwtLS0tLS0tLS0tLS0tLS0tLS0tLS0tfAo+PiAr wqDCoMKgwqAgKgo+PiArwqDCoMKgwqAgKsKgwqDCoMKgwqDCoMKgIGxpbWl0wqDCoMKgIGhlYWTC oMKgwqAgdGFpbAo+PiArwqDCoMKgwqAgKiArLS0tLS0tLS0tLS0tfC0tLS0tLXwtLS0tLS0tLXwt LS0tLS0tKwo+PiArwqDCoMKgwqAgKiB8JCQkJCQkJCQkJCQkJCQkJCQkJHw9PT09PT09PXwkJCQk JCQkfAo+PiArwqDCoMKgwqAgKiArLS0tLS0tLS0tLS0tfC0tLS0tLXwtLS0tLS0tLXwtLS0tLS0t Kwo+PiArwqDCoMKgwqAgKiB0cmJlX2Jhc2XCoMKgwqDCoMKgwqDCoMKgwqDCoMKgwqDCoMKgwqAg dHJiZV9iYXNlICsgbnJfcGFnZXMKPj4gK8KgwqDCoMKgICoKPj4gK8KgwqDCoMKgICogMikgaGVh ZCA8IHdha2V1cCAoYWxpZ25lZCB1cCB3aXRoIFBBR0VfU0laRSkgPCB0YWlsIGFuZCBhbHNvIGJv dGgKPj4gK8KgwqDCoMKgICogaGVhZCBhbmQgd2FrZXVwIGFyZSB3aXRoaW4gc2FtZSBQQUdFIHNp emUgcmFuZ2UuCj4+ICvCoMKgwqDCoCAqCj4+ICvCoMKgwqDCoCAqwqDCoMKgwqDCoMKgwqAgUEFH RV9TSVpFCj4+ICvCoMKgwqDCoCAqwqDCoMKgIHwtLS0tLS0tLS0tLS0tLS0tLS0tLS0tfAo+PiAr wqDCoMKgwqAgKgo+PiArwqDCoMKgwqAgKsKgwqDCoCBsaW1pdMKgwqDCoCBoZWFkwqDCoMKgIHdh a2V1cMKgIHRhaWwKPj4gK8KgwqDCoMKgICogKy0tLS18LS0tLS0tfC0tLS0tLS18LS0tLS0tLS18 LS0tLS0tLSsKPj4gK8KgwqDCoMKgICogfCQkJCQkJCQkJCQkfD09PT09PT18PT09PT09PT18JCQk JCQkJHwKPj4gK8KgwqDCoMKgICogKy0tLS18LS0tLS0tfC0tLS0tLS18LS0tLS0tLS18LS0tLS0t LSsKPj4gK8KgwqDCoMKgICogdHJiZV9iYXNlwqDCoMKgwqDCoMKgwqDCoMKgwqDCoMKgwqDCoMKg IHRyYmVfYmFzZSArIG5yX3BhZ2VzCj4+ICvCoMKgwqDCoCAqLwo+PiArwqDCoMKgIGlmIChsaW1p dCA+IGhlYWQpCj4+ICvCoMKgwqDCoMKgwqDCoCByZXR1cm4gbGltaXQ7Cj4+ICsKPj4gK8KgwqDC oCB0cmJlX3BhZF9idWYoaGFuZGxlLCBoYW5kbGUtPnNpemUpOwo+PiArwqDCoMKgIHBlcmZfYXV4 X291dHB1dF9mbGFnKGhhbmRsZSwgUEVSRl9BVVhfRkxBR19UUlVOQ0FURUQpOwo+PiArwqDCoMKg IHJldHVybiAwOwo+PiArfQo+PiArCj4+ICtzdGF0aWMgdW5zaWduZWQgbG9uZyBjb21wdXRlX3Ry YmVfYnVmZmVyX2xpbWl0KHN0cnVjdCBwZXJmX291dHB1dF9oYW5kbGUgKmhhbmRsZSkKPj4gK3sK Pj4gK8KgwqDCoCBzdHJ1Y3QgdHJiZV9idWYgKmJ1ZiA9IGV0bV9wZXJmX3NpbmtfY29uZmlnKGhh bmRsZSk7Cj4+ICvCoMKgwqAgdW5zaWduZWQgbG9uZyBvZmZzZXQ7Cj4+ICsKPj4gK8KgwqDCoCBp ZiAoYnVmLT5zbmFwc2hvdCkKPj4gK8KgwqDCoMKgwqDCoMKgIG9mZnNldCA9IHRyYmVfc25hcHNo b3Rfb2Zmc2V0KGhhbmRsZSk7Cj4+ICvCoMKgwqAgZWxzZQo+PiArwqDCoMKgwqDCoMKgwqAgb2Zm c2V0ID0gdHJiZV9ub3JtYWxfb2Zmc2V0KGhhbmRsZSk7Cj4+ICvCoMKgwqAgcmV0dXJuIGJ1Zi0+ dHJiZV9iYXNlICsgb2Zmc2V0Owo+PiArfQo+PiArCj4+ICtzdGF0aWMgdm9pZCBjbHJfdHJiZV9z dGF0dXModm9pZCkKPj4gK3sKPj4gK8KgwqDCoCB1NjQgdHJic3IgPSByZWFkX3N5c3JlZ19zKFNZ U19UUkJTUl9FTDEpOwo+PiArCj4+ICvCoMKgwqAgV0FSTl9PTihpc190cmJlX2VuYWJsZWQoKSk7 Cj4+ICvCoMKgwqAgdHJic3IgJj0gflRSQlNSX0lSUTsKPj4gK8KgwqDCoCB0cmJzciAmPSB+VFJC U1JfVFJHOwo+PiArwqDCoMKgIHRyYnNyICY9IH5UUkJTUl9XUkFQOwo+PiArwqDCoMKgIHRyYnNy ICY9IH4oVFJCU1JfRUNfTUFTSyA8PCBUUkJTUl9FQ19TSElGVCk7Cj4+ICvCoMKgwqAgdHJic3Ig Jj0gfihUUkJTUl9CU0NfTUFTSyA8PCBUUkJTUl9CU0NfU0hJRlQpOwo+PiArwqDCoMKgIHRyYnNy ICY9IH5UUkJTUl9TVE9QOwo+PiArwqDCoMKgIHdyaXRlX3N5c3JlZ19zKHRyYnNyLCBTWVNfVFJC U1JfRUwxKTsKPj4gK30KPj4gKwo+PiArc3RhdGljIHZvaWQgc2V0X3RyYmVfbGltaXRfcG9pbnRl cl9lbmFibGVkKHVuc2lnbmVkIGxvbmcgYWRkcikKPj4gK3sKPj4gK8KgwqDCoCB1NjQgdHJibGlt aXRyID0gcmVhZF9zeXNyZWdfcyhTWVNfVFJCTElNSVRSX0VMMSk7Cj4+ICsKPj4gK8KgwqDCoCBX QVJOX09OKCFJU19BTElHTkVEKGFkZHIsICgxVUwgPDwgVFJCTElNSVRSX0xJTUlUX1NISUZUKSkp Owo+PiArwqDCoMKgIFdBUk5fT04oIUlTX0FMSUdORUQoYWRkciwgUEFHRV9TSVpFKSk7Cj4+ICsK Pj4gK8KgwqDCoCB0cmJsaW1pdHIgJj0gflRSQkxJTUlUUl9OVk07Cj4+ICvCoMKgwqAgdHJibGlt aXRyICY9IH4oVFJCTElNSVRSX0ZJTExfTU9ERV9NQVNLIDw8IFRSQkxJTUlUUl9GSUxMX01PREVf U0hJRlQpOwo+PiArwqDCoMKgIHRyYmxpbWl0ciAmPSB+KFRSQkxJTUlUUl9UUklHX01PREVfTUFT SyA8PCBUUkJMSU1JVFJfVFJJR19NT0RFX1NISUZUKTsKPj4gK8KgwqDCoCB0cmJsaW1pdHIgJj0g fihUUkJMSU1JVFJfTElNSVRfTUFTSyA8PCBUUkJMSU1JVFJfTElNSVRfU0hJRlQpOwo+PiArCj4+ ICvCoMKgwqAgLyoKPj4gK8KgwqDCoMKgICogRmlsbCB0cmFjZSBidWZmZXIgbW9kZSBpcyB1c2Vk IGhlcmUgd2hpbGUgY29uZmlndXJpbmcgdGhlCj4+ICvCoMKgwqDCoCAqIFRSQkUgZm9yIHRyYWNl IGNhcHR1cmUuIEluIHRoaXMgcGFydGljdWxhciBtb2RlLCB0aGUgdHJhY2UKPj4gK8KgwqDCoMKg ICogY29sbGVjdGlvbiBpcyBzdG9wcGVkIGFuZCBhIG1haW50ZW5hbmNlIGludGVycnVwdCBpcyBy YWlzZWQKPj4gK8KgwqDCoMKgICogd2hlbiB0aGUgY3VycmVudCB3cml0ZSBwb2ludGVyIHdyYXBz LiBUaGlzIHBhdXNlIGluIHRyYWNlCj4+ICvCoMKgwqDCoCAqIGNvbGxlY3Rpb24gZ2l2ZXMgdGhl IHNvZnR3YXJlIGFuIG9wcG9ydHVuaXR5IHRvIGNhcHR1cmUgdGhlCj4+ICvCoMKgwqDCoCAqIHRy YWNlIGRhdGEgaW4gdGhlIGludGVycnVwdCBoYW5kbGVyLCBiZWZvcmUgcmVjb25maWd1cmluZwo+ PiArwqDCoMKgwqAgKiB0aGUgVFJCRS4KPj4gK8KgwqDCoMKgICovCj4+ICvCoMKgwqAgdHJibGlt aXRyIHw9IChUUkJFX0ZJTExfTU9ERV9GSUxMICYgVFJCTElNSVRSX0ZJTExfTU9ERV9NQVNLKSA8 PCBUUkJMSU1JVFJfRklMTF9NT0RFX1NISUZUOwo+PiArCj4+ICvCoMKgwqAgLyoKPj4gK8KgwqDC oMKgICogVHJpZ2dlciBtb2RlIGlzIG5vdCB1c2VkIGhlcmUgd2hpbGUgY29uZmlndXJpbmcgdGhl IFRSQkUgZm9yCj4+ICvCoMKgwqDCoCAqIHRoZSB0cmFjZSBjYXB0dXJlLiBIZW5jZSBqdXN0IGtl ZXAgdGhpcyBpbiB0aGUgaWdub3JlIG1vZGUuCj4+ICvCoMKgwqDCoCAqLwo+PiArwqDCoMKgIHRy YmxpbWl0ciB8PSAoVFJCRV9UUklHX01PREVfSUdOT1JFICYgVFJCTElNSVRSX1RSSUdfTU9ERV9N QVNLKSA8PCBUUkJMSU1JVFJfVFJJR19NT0RFX1NISUZUOwo+PiArwqDCoMKgIHRyYmxpbWl0ciB8 PSAoYWRkciAmIFBBR0VfTUFTSyk7Cj4+ICsKPj4gK8KgwqDCoCB0cmJsaW1pdHIgfD0gVFJCTElN SVRSX0VOQUJMRTsKPj4gK8KgwqDCoCB3cml0ZV9zeXNyZWdfcyh0cmJsaW1pdHIsIFNZU19UUkJM SU1JVFJfRUwxKTsKPj4gK30KPj4gKwo+PiArc3RhdGljIHZvaWQgdHJiZV9lbmFibGVfaHcoc3Ry dWN0IHRyYmVfYnVmICpidWYpCj4+ICt7Cj4+ICvCoMKgwqAgV0FSTl9PTihidWYtPnRyYmVfd3Jp dGUgPCBidWYtPnRyYmVfYmFzZSk7Cj4+ICvCoMKgwqAgV0FSTl9PTihidWYtPnRyYmVfd3JpdGUg Pj0gYnVmLT50cmJlX2xpbWl0KTsKPj4gK8KgwqDCoCBzZXRfdHJiZV9kaXNhYmxlZCgpOwo+PiAr wqDCoMKgIGlzYigpOwo+PiArwqDCoMKgIGNscl90cmJlX3N0YXR1cygpOwo+PiArwqDCoMKgIHNl dF90cmJlX2Jhc2VfcG9pbnRlcihidWYtPnRyYmVfYmFzZSk7Cj4+ICvCoMKgwqAgc2V0X3RyYmVf d3JpdGVfcG9pbnRlcihidWYtPnRyYmVfd3JpdGUpOwo+PiArCj4+ICvCoMKgwqAgLyoKPj4gK8Kg wqDCoMKgICogU3luY2hyb25pemUgYWxsIHRoZSByZWdpc3RlciB1cGRhdGVzCj4+ICvCoMKgwqDC oCAqIHRpbGwgbm93IGJlZm9yZSBlbmFibGluZyB0aGUgVFJCRS4KPj4gK8KgwqDCoMKgICovCj4+ ICvCoMKgwqAgaXNiKCk7Cj4+ICvCoMKgwqAgc2V0X3RyYmVfbGltaXRfcG9pbnRlcl9lbmFibGVk KGJ1Zi0+dHJiZV9saW1pdCk7Cj4+ICsKPj4gK8KgwqDCoCAvKiBTeW5jaHJvbml6ZSB0aGUgVFJC RSBlbmFibGUgZXZlbnQgKi8KPj4gK8KgwqDCoCBpc2IoKTsKPj4gK30KPj4gKwo+PiArc3RhdGlj IHZvaWQgKmFybV90cmJlX2FsbG9jX2J1ZmZlcihzdHJ1Y3QgY29yZXNpZ2h0X2RldmljZSAqY3Nk ZXYsCj4+ICvCoMKgwqDCoMKgwqDCoMKgwqDCoMKgwqDCoMKgwqDCoMKgwqAgc3RydWN0IHBlcmZf ZXZlbnQgKmV2ZW50LCB2b2lkICoqcGFnZXMsCj4+ICvCoMKgwqDCoMKgwqDCoMKgwqDCoMKgwqDC oMKgwqDCoMKgwqAgaW50IG5yX3BhZ2VzLCBib29sIHNuYXBzaG90KQo+PiArewo+PiArwqDCoMKg IHN0cnVjdCB0cmJlX2J1ZiAqYnVmOwo+PiArwqDCoMKgIHN0cnVjdCBwYWdlICoqcGdsaXN0Owo+ PiArwqDCoMKgIGludCBpOwo+PiArCj4+ICvCoMKgwqAgaWYgKChucl9wYWdlcyA8IDIpIHx8IChz bmFwc2hvdCAmJiAobnJfcGFnZXMgJiAxKSkpCj4gCj4gVGhpcyByZXN0cmljdGlvbiBvbiBzbmFw c2hvdCBjb3VsZCBiZSByZW1vdmVkIG5vdywgc2luY2Ugd2UgdXNlIHRoZQo+IGZ1bGwgYnVmZmVy LgoKRHJvcHBlZCBvbmx5IHRoZSBzZWNvbmQgY29uZGl0aW9uIGhlcmUgaS5lIChzbmFwc2hvdCAm JiAobnJfcGFnZXMgJiAxKS4KSnVzdCB3b25kZXJpbmcgaWYgdGhlIGF1eCBidWZmZXIgY291bGQg d29yayB3aXRoIGEgc2luZ2xlIHBhZ2Ugc28gdGhhdAp0aGUgZmlyc3QgY29uZGl0aW9uIGNhbiBh bHNvIGJlIGRyb3BwZWQuCgo+IAo+PiArwqDCoMKgwqDCoMKgwqAgcmV0dXJuIE5VTEw7Cj4+ICsK Pj4gK8KgwqDCoCBidWYgPSBremFsbG9jX25vZGUoc2l6ZW9mKCpidWYpLCBHRlBfS0VSTkVMLCB0 cmJlX2FsbG9jX25vZGUoZXZlbnQpKTsKPj4gK8KgwqDCoCBpZiAoSVNfRVJSKGJ1ZikpCj4+ICvC oMKgwqDCoMKgwqDCoCByZXR1cm4gRVJSX1BUUigtRU5PTUVNKTsKPj4gKwo+PiArwqDCoMKgIHBn bGlzdCA9IGtjYWxsb2MobnJfcGFnZXMsIHNpemVvZigqcGdsaXN0KSwgR0ZQX0tFUk5FTCk7Cj4+ ICvCoMKgwqAgaWYgKElTX0VSUihwZ2xpc3QpKSB7Cj4+ICvCoMKgwqDCoMKgwqDCoCBrZnJlZShi dWYpOwo+PiArwqDCoMKgwqDCoMKgwqAgcmV0dXJuIEVSUl9QVFIoLUVOT01FTSk7Cj4+ICvCoMKg wqAgfQo+PiArCj4+ICvCoMKgwqAgZm9yIChpID0gMDsgaSA8IG5yX3BhZ2VzOyBpKyspCj4+ICvC oMKgwqDCoMKgwqDCoCBwZ2xpc3RbaV0gPSB2aXJ0X3RvX3BhZ2UocGFnZXNbaV0pOwo+PiArCj4+ ICvCoMKgwqAgYnVmLT50cmJlX2Jhc2UgPSAodW5zaWduZWQgbG9uZykgdm1hcChwZ2xpc3QsIG5y X3BhZ2VzLCBWTV9NQVAsIFBBR0VfS0VSTkVMKTsKPj4gK8KgwqDCoCBpZiAoSVNfRVJSKCh2b2lk ICopIGJ1Zi0+dHJiZV9iYXNlKSkgewo+PiArwqDCoMKgwqDCoMKgwqAga2ZyZWUocGdsaXN0KTsK Pj4gK8KgwqDCoMKgwqDCoMKgIGtmcmVlKGJ1Zik7Cj4+ICvCoMKgwqDCoMKgwqDCoCByZXR1cm4g RVJSX1BUUihidWYtPnRyYmVfYmFzZSk7Cj4+ICvCoMKgwqAgfQo+PiArwqDCoMKgIGJ1Zi0+dHJi ZV9saW1pdCA9IGJ1Zi0+dHJiZV9iYXNlICsgbnJfcGFnZXMgKiBQQUdFX1NJWkU7Cj4+ICvCoMKg wqAgYnVmLT50cmJlX3dyaXRlID0gYnVmLT50cmJlX2Jhc2U7Cj4+ICvCoMKgwqAgYnVmLT5zbmFw c2hvdCA9IHNuYXBzaG90Owo+PiArwqDCoMKgIGJ1Zi0+bnJfcGFnZXMgPSBucl9wYWdlczsKPj4g K8KgwqDCoCBidWYtPnBhZ2VzID0gcGFnZXM7Cj4+ICvCoMKgwqAga2ZyZWUocGdsaXN0KTsKPj4g K8KgwqDCoCByZXR1cm4gYnVmOwo+PiArfQo+PiArCj4+ICt2b2lkIGFybV90cmJlX2ZyZWVfYnVm ZmVyKHZvaWQgKmNvbmZpZykKPj4gK3sKPj4gK8KgwqDCoCBzdHJ1Y3QgdHJiZV9idWYgKmJ1ZiA9 IGNvbmZpZzsKPj4gKwo+PiArwqDCoMKgIHZ1bm1hcCgodm9pZCAqKSBidWYtPnRyYmVfYmFzZSk7 Cj4+ICvCoMKgwqAga2ZyZWUoYnVmKTsKPj4gK30KPj4gKwo+PiArc3RhdGljIHVuc2lnbmVkIGxv bmcgYXJtX3RyYmVfdXBkYXRlX2J1ZmZlcihzdHJ1Y3QgY29yZXNpZ2h0X2RldmljZSAqY3NkZXYs Cj4+ICvCoMKgwqDCoMKgwqDCoMKgwqDCoMKgwqDCoMKgwqDCoMKgwqDCoMKgwqDCoMKgIHN0cnVj dCBwZXJmX291dHB1dF9oYW5kbGUgKmhhbmRsZSwKPj4gK8KgwqDCoMKgwqDCoMKgwqDCoMKgwqDC oMKgwqDCoMKgwqDCoMKgwqDCoMKgwqAgdm9pZCAqY29uZmlnKQo+PiArewo+PiArwqDCoMKgIHN0 cnVjdCB0cmJlX2RydmRhdGEgKmRydmRhdGEgPSBkZXZfZ2V0X2RydmRhdGEoY3NkZXYtPmRldi5w YXJlbnQpOwo+PiArwqDCoMKgIHN0cnVjdCB0cmJlX2NwdWRhdGEgKmNwdWRhdGEgPSBkZXZfZ2V0 X2RydmRhdGEoJmNzZGV2LT5kZXYpOwo+PiArwqDCoMKgIHN0cnVjdCB0cmJlX2J1ZiAqYnVmID0g Y29uZmlnOwo+PiArwqDCoMKgIHVuc2lnbmVkIGxvbmcgc2l6ZSwgb2Zmc2V0Owo+PiArCj4+ICvC oMKgwqAgV0FSTl9PTihidWYtPmNwdWRhdGEgIT0gY3B1ZGF0YSk7Cj4+ICvCoMKgwqAgV0FSTl9P TihjcHVkYXRhLT5jcHUgIT0gc21wX3Byb2Nlc3Nvcl9pZCgpKTsKPj4gK8KgwqDCoCBXQVJOX09O KGNwdWRhdGEtPmRydmRhdGEgIT0gZHJ2ZGF0YSk7Cj4+ICvCoMKgwqAgaWYgKGNwdWRhdGEtPm1v ZGUgIT0gQ1NfTU9ERV9QRVJGKQo+PiArwqDCoMKgwqDCoMKgwqAgcmV0dXJuIC1FSU5WQUw7Cj4+ ICsKPj4gK8KgwqDCoCAvKgo+PiArwqDCoMKgwqAgKiBwZXJmIGhhbmRsZSBzdHJ1Y3R1cmUgbmVl ZHMgdG8gYmUgc2hhcmVkIHdpdGggdGhlIFRSQkUgSVJRIGhhbmRsZXIgZm9yCj4+ICvCoMKgwqDC oCAqIGNhcHR1cmluZyB0cmFjZSBkYXRhIGFuZCByZXN0YXJ0aW5nIHRoZSBoYW5kbGUuIFRoZXJl IGlzIGEgcHJvYmFiaWxpdHkKPj4gK8KgwqDCoMKgICogb2YgYW4gdW5kZWZpbmVkIHJlZmVyZW5j ZSBiYXNlZCBjcmFzaCB3aGVuIGV0bSBldmVudCBpcyBiZWluZyBzdG9wcGVkCj4+ICvCoMKgwqDC oCAqIHdoaWxlIGEgVFJCRSBJUlEgYWxzbyBnZXR0aW5nIHByb2Nlc3NlZC4gVGhpcyBoYXBwZW5z IGR1ZSB0aGUgcmVsZWFzZQo+PiArwqDCoMKgwqAgKiBvZiBwZXJmIGhhbmRsZSB2aWEgcGVyZl9h dXhfb3V0cHV0X2VuZCgpIGluIGV0bV9ldmVudF9zdG9wKCkuIFN0b3BwaW5nCj4+ICvCoMKgwqDC oCAqIHRoZSBUUkJFIGhlcmUgd2lsbCBlbnN1cmUgdGhhdCBubyBJUlEgY291bGQgYmUgZ2VuZXJh dGVkIHdoZW4gdGhlIHBlcmYKPj4gK8KgwqDCoMKgICogaGFuZGxlIGdldHMgZnJlZWQgaW4gZXRt X2V2ZW50X3N0b3AoKS4KPj4gK8KgwqDCoMKgICovCj4+ICvCoMKgwqAgdHJiZV9yZXNldF9sb2Nh bCgpOwo+PiArwqDCoMKgIG9mZnNldCA9IGdldF90cmJlX3dyaXRlX3BvaW50ZXIoKSAtIGdldF90 cmJlX2Jhc2VfcG9pbnRlcigpOwo+PiArwqDCoMKgIHNpemUgPSBvZmZzZXQgLSBQRVJGX0lEWDJP RkYoaGFuZGxlLT5oZWFkLCBidWYpOwo+PiArwqDCoMKgIGlmIChidWYtPnNuYXBzaG90KQo+PiAr wqDCoMKgwqDCoMKgwqAgaGFuZGxlLT5oZWFkICs9IHNpemU7Cj4+ICvCoMKgwqAgcmV0dXJuIHNp emU7Cj4+ICt9Cj4+ICsKPj4gK3N0YXRpYyBpbnQgYXJtX3RyYmVfZW5hYmxlKHN0cnVjdCBjb3Jl c2lnaHRfZGV2aWNlICpjc2RldiwgdTMyIG1vZGUsIHZvaWQgKmRhdGEpCj4+ICt7Cj4+ICvCoMKg wqAgc3RydWN0IHRyYmVfZHJ2ZGF0YSAqZHJ2ZGF0YSA9IGRldl9nZXRfZHJ2ZGF0YShjc2Rldi0+ ZGV2LnBhcmVudCk7Cj4+ICvCoMKgwqAgc3RydWN0IHRyYmVfY3B1ZGF0YSAqY3B1ZGF0YSA9IGRl dl9nZXRfZHJ2ZGF0YSgmY3NkZXYtPmRldik7Cj4+ICvCoMKgwqAgc3RydWN0IHBlcmZfb3V0cHV0 X2hhbmRsZSAqaGFuZGxlID0gZGF0YTsKPj4gK8KgwqDCoCBzdHJ1Y3QgdHJiZV9idWYgKmJ1ZiA9 IGV0bV9wZXJmX3NpbmtfY29uZmlnKGhhbmRsZSk7Cj4+ICsKPj4gK8KgwqDCoCBXQVJOX09OKGNw dWRhdGEtPmNwdSAhPSBzbXBfcHJvY2Vzc29yX2lkKCkpOwo+PiArwqDCoMKgIFdBUk5fT04oY3B1 ZGF0YS0+ZHJ2ZGF0YSAhPSBkcnZkYXRhKTsKPj4gK8KgwqDCoCBpZiAobW9kZSAhPSBDU19NT0RF X1BFUkYpCj4+ICvCoMKgwqDCoMKgwqDCoCByZXR1cm4gLUVJTlZBTDsKPj4gKwo+PiArwqDCoMKg ICp0aGlzX2NwdV9wdHIoZHJ2ZGF0YS0+aGFuZGxlKSA9IGhhbmRsZTsKPj4gK8KgwqDCoCBjcHVk YXRhLT5idWYgPSBidWY7Cj4+ICvCoMKgwqAgY3B1ZGF0YS0+bW9kZSA9IG1vZGU7Cj4+ICvCoMKg wqAgYnVmLT5jcHVkYXRhID0gY3B1ZGF0YTsKPj4gK8KgwqDCoCBidWYtPnRyYmVfd3JpdGUgPSBi dWYtPnRyYmVfYmFzZSArIFBFUkZfSURYMk9GRihoYW5kbGUtPmhlYWQsIGJ1Zik7Cj4+ICvCoMKg wqAgYnVmLT50cmJlX2xpbWl0ID0gY29tcHV0ZV90cmJlX2J1ZmZlcl9saW1pdChoYW5kbGUpOwo+ PiArwqDCoMKgIGlmIChidWYtPnRyYmVfbGltaXQgPT0gYnVmLT50cmJlX2Jhc2UpIHsKPj4gK8Kg wqDCoMKgwqDCoMKgIHRyYmVfZHJhaW5fYW5kX2Rpc2FibGVfbG9jYWwoKTsKPj4gK8KgwqDCoMKg wqDCoMKgIHJldHVybiAwOwo+PiArwqDCoMKgIH0KPj4gK8KgwqDCoCB0cmJlX2VuYWJsZV9odyhi dWYpOwo+PiArwqDCoMKgIHJldHVybiAwOwo+PiArfQo+PiArCj4+ICtzdGF0aWMgaW50IGFybV90 cmJlX2Rpc2FibGUoc3RydWN0IGNvcmVzaWdodF9kZXZpY2UgKmNzZGV2KQo+PiArewo+PiArwqDC oMKgIHN0cnVjdCB0cmJlX2RydmRhdGEgKmRydmRhdGEgPSBkZXZfZ2V0X2RydmRhdGEoY3NkZXYt PmRldi5wYXJlbnQpOwo+PiArwqDCoMKgIHN0cnVjdCB0cmJlX2NwdWRhdGEgKmNwdWRhdGEgPSBk ZXZfZ2V0X2RydmRhdGEoJmNzZGV2LT5kZXYpOwo+PiArwqDCoMKgIHN0cnVjdCB0cmJlX2J1ZiAq YnVmID0gY3B1ZGF0YS0+YnVmOwo+PiArCj4+ICvCoMKgwqAgV0FSTl9PTihidWYtPmNwdWRhdGEg IT0gY3B1ZGF0YSk7Cj4+ICvCoMKgwqAgV0FSTl9PTihjcHVkYXRhLT5jcHUgIT0gc21wX3Byb2Nl c3Nvcl9pZCgpKTsKPj4gK8KgwqDCoCBXQVJOX09OKGNwdWRhdGEtPmRydmRhdGEgIT0gZHJ2ZGF0 YSk7Cj4+ICvCoMKgwqAgaWYgKGNwdWRhdGEtPm1vZGUgIT0gQ1NfTU9ERV9QRVJGKQo+PiArwqDC oMKgwqDCoMKgwqAgcmV0dXJuIC1FSU5WQUw7Cj4+ICsKPj4gK8KgwqDCoCB0cmJlX2RyYWluX2Fu ZF9kaXNhYmxlX2xvY2FsKCk7Cj4+ICvCoMKgwqAgYnVmLT5jcHVkYXRhID0gTlVMTDsKPj4gK8Kg wqDCoCBjcHVkYXRhLT5idWYgPSBOVUxMOwo+PiArwqDCoMKgIGNwdWRhdGEtPm1vZGUgPSBDU19N T0RFX0RJU0FCTEVEOwo+PiArwqDCoMKgIHJldHVybiAwOwo+PiArfQo+PiArCj4+ICtzdGF0aWMg dm9pZCB0cmJlX2hhbmRsZV9mYXRhbChzdHJ1Y3QgcGVyZl9vdXRwdXRfaGFuZGxlICpoYW5kbGUp Cj4+ICt7Cj4+ICvCoMKgwqAgcGVyZl9hdXhfb3V0cHV0X2ZsYWcoaGFuZGxlLCBQRVJGX0FVWF9G TEFHX1RSVU5DQVRFRCk7Cj4+ICvCoMKgwqAgcGVyZl9hdXhfb3V0cHV0X2VuZChoYW5kbGUsIDAp Owo+PiArwqDCoMKgIHRyYmVfZHJhaW5fYW5kX2Rpc2FibGVfbG9jYWwoKTsKPj4gK30KPj4gKwo+ PiArc3RhdGljIHZvaWQgdHJiZV9oYW5kbGVfc3B1cmlvdXMoc3RydWN0IHBlcmZfb3V0cHV0X2hh bmRsZSAqaGFuZGxlKQo+PiArewo+PiArwqDCoMKgIHN0cnVjdCB0cmJlX2J1ZiAqYnVmID0gZXRt X3BlcmZfc2lua19jb25maWcoaGFuZGxlKTsKPj4gKwo+PiArwqDCoMKgIGJ1Zi0+dHJiZV93cml0 ZSA9IGJ1Zi0+dHJiZV9iYXNlICsgUEVSRl9JRFgyT0ZGKGhhbmRsZS0+aGVhZCwgYnVmKTsKPj4g K8KgwqDCoCBidWYtPnRyYmVfbGltaXQgPSBjb21wdXRlX3RyYmVfYnVmZmVyX2xpbWl0KGhhbmRs ZSk7Cj4+ICvCoMKgwqAgaWYgKGJ1Zi0+dHJiZV9saW1pdCA9PSBidWYtPnRyYmVfYmFzZSkgewo+ PiArwqDCoMKgwqDCoMKgwqAgdHJiZV9kcmFpbl9hbmRfZGlzYWJsZV9sb2NhbCgpOwo+PiArwqDC oMKgwqDCoMKgwqAgcmV0dXJuOwo+PiArwqDCoMKgIH0KPj4gK8KgwqDCoCB0cmJlX2VuYWJsZV9o dyhidWYpOwo+PiArfQo+PiArCj4+ICtzdGF0aWMgdm9pZCB0cmJlX2hhbmRsZV9vdmVyZmxvdyhz dHJ1Y3QgcGVyZl9vdXRwdXRfaGFuZGxlICpoYW5kbGUpCj4+ICt7Cj4+ICvCoMKgwqAgc3RydWN0 IHBlcmZfZXZlbnQgKmV2ZW50ID0gaGFuZGxlLT5ldmVudDsKPj4gK8KgwqDCoCBzdHJ1Y3QgdHJi ZV9idWYgKmJ1ZiA9IGV0bV9wZXJmX3NpbmtfY29uZmlnKGhhbmRsZSk7Cj4+ICvCoMKgwqAgdW5z aWduZWQgbG9uZyBvZmZzZXQsIHNpemU7Cj4+ICvCoMKgwqAgc3RydWN0IGV0bV9ldmVudF9kYXRh ICpldmVudF9kYXRhOwo+PiArCj4+ICvCoMKgwqAgb2Zmc2V0ID0gZ2V0X3RyYmVfbGltaXRfcG9p bnRlcigpIC0gZ2V0X3RyYmVfYmFzZV9wb2ludGVyKCk7Cj4+ICvCoMKgwqAgc2l6ZSA9IG9mZnNl dCAtIFBFUkZfSURYMk9GRihoYW5kbGUtPmhlYWQsIGJ1Zik7Cj4+ICvCoMKgwqAgaWYgKGJ1Zi0+ c25hcHNob3QpCj4+ICvCoMKgwqDCoMKgwqDCoCBoYW5kbGUtPmhlYWQgPSBvZmZzZXQ7Cj4+ICvC oMKgwqAgcGVyZl9hdXhfb3V0cHV0X2VuZChoYW5kbGUsIHNpemUpOwo+PiArCj4+ICvCoMKgwqAg ZXZlbnRfZGF0YSA9IHBlcmZfYXV4X291dHB1dF9iZWdpbihoYW5kbGUsIGV2ZW50KTsKPj4gK8Kg wqDCoCBpZiAoIWV2ZW50X2RhdGEpIHsKPj4gK8KgwqDCoMKgwqDCoMKgIGV2ZW50LT5ody5zdGF0 ZSB8PSBQRVJGX0hFU19TVE9QUEVEOwo+PiArwqDCoMKgwqDCoMKgwqAgdHJiZV9kcmFpbl9hbmRf ZGlzYWJsZV9sb2NhbCgpOwo+PiArwqDCoMKgwqDCoMKgwqAgcGVyZl9hdXhfb3V0cHV0X2ZsYWco aGFuZGxlLCBQRVJGX0FVWF9GTEFHX1RSVU5DQVRFRCk7Cj4+ICvCoMKgwqDCoMKgwqDCoCByZXR1 cm47Cj4+ICvCoMKgwqAgfQo+PiArwqDCoMKgIGJ1Zi0+dHJiZV93cml0ZSA9IGJ1Zi0+dHJiZV9i YXNlOwo+PiArwqDCoMKgIGJ1Zi0+dHJiZV9saW1pdCA9IGNvbXB1dGVfdHJiZV9idWZmZXJfbGlt aXQoaGFuZGxlKTsKPj4gK8KgwqDCoCBpZiAoYnVmLT50cmJlX2xpbWl0ID09IGJ1Zi0+dHJiZV9i YXNlKSB7Cj4+ICvCoMKgwqDCoMKgwqDCoCB0cmJlX2RyYWluX2FuZF9kaXNhYmxlX2xvY2FsKCk7 Cj4+ICvCoMKgwqDCoMKgwqDCoCByZXR1cm47Cj4+ICvCoMKgwqAgfQo+PiArwqDCoMKgICp0aGlz X2NwdV9wdHIoYnVmLT5jcHVkYXRhLT5kcnZkYXRhLT5oYW5kbGUpID0gaGFuZGxlOwo+PiArwqDC oMKgIHRyYmVfZW5hYmxlX2h3KGJ1Zik7Cj4+ICt9Cj4+ICsKPj4gK3N0YXRpYyBib29sIGlzX3Bl cmZfdHJiZShzdHJ1Y3QgcGVyZl9vdXRwdXRfaGFuZGxlICpoYW5kbGUpCj4+ICt7Cj4+ICvCoMKg wqAgc3RydWN0IHRyYmVfYnVmICpidWYgPSBldG1fcGVyZl9zaW5rX2NvbmZpZyhoYW5kbGUpOwo+ PiArwqDCoMKgIHN0cnVjdCB0cmJlX2NwdWRhdGEgKmNwdWRhdGEgPSBidWYtPmNwdWRhdGE7Cj4+ ICvCoMKgwqAgc3RydWN0IHRyYmVfZHJ2ZGF0YSAqZHJ2ZGF0YSA9IGNwdWRhdGEtPmRydmRhdGE7 Cj4+ICvCoMKgwqAgaW50IGNwdSA9IHNtcF9wcm9jZXNzb3JfaWQoKTsKPj4gKwo+PiArwqDCoMKg IFdBUk5fT04oYnVmLT50cmJlX2Jhc2UgIT0gZ2V0X3RyYmVfYmFzZV9wb2ludGVyKCkpOwo+PiAr wqDCoMKgIFdBUk5fT04oYnVmLT50cmJlX2xpbWl0ICE9IGdldF90cmJlX2xpbWl0X3BvaW50ZXIo KSk7Cj4+ICsKPj4gK8KgwqDCoCBpZiAoY3B1ZGF0YS0+bW9kZSAhPSBDU19NT0RFX1BFUkYpCj4+ ICvCoMKgwqDCoMKgwqDCoCByZXR1cm4gZmFsc2U7Cj4+ICsKPj4gK8KgwqDCoCBpZiAoY3B1ZGF0 YS0+Y3B1ICE9IGNwdSkKPj4gK8KgwqDCoMKgwqDCoMKgIHJldHVybiBmYWxzZTsKPj4gKwo+PiAr wqDCoMKgIGlmICghY3B1bWFza190ZXN0X2NwdShjcHUsICZkcnZkYXRhLT5zdXBwb3J0ZWRfY3B1 cykpCj4+ICvCoMKgwqDCoMKgwqDCoCByZXR1cm4gZmFsc2U7Cj4+ICsKPj4gK8KgwqDCoCByZXR1 cm4gdHJ1ZTsKPj4gK30KPj4gKwo+PiArc3RhdGljIGVudW0gdHJiZV9mYXVsdF9hY3Rpb24gdHJi ZV9nZXRfZmF1bHRfYWN0KHN0cnVjdCBwZXJmX291dHB1dF9oYW5kbGUgKmhhbmRsZSkKPj4gK3sK Pj4gK8KgwqDCoCBpbnQgZWMgPSBnZXRfdHJiZV9lYygpOwo+PiArwqDCoMKgIGludCBic2MgPSBn ZXRfdHJiZV9ic2MoKTsKPj4gKwo+PiArwqDCoMKgIFdBUk5fT04oaXNfdHJiZV9ydW5uaW5nKCkp Owo+PiArwqDCoMKgIGlmIChpc190cmJlX3RyZygpIHx8IGlzX3RyYmVfYWJvcnQoKSkKPiAKPiBX ZSBzZWVtIHRvIGJlIHJlYWRpbmcgdGhlIFRSQlNSIGV2ZXJ5IHNpbmdsZSBpbiB0aGVzZSBoZWxw ZXJzLiBDb3VsZCB3ZSBvcHRpbWlzZSB0aGVtCj4gYnkgcGFzc2luZyB0aGUgcmVnaXN0ZXIgdmFs dWUgaW4gPwoKVGhlIHNhbWUgZ29lcyBmb3IgZ2V0X3RyYmVfZWMoKSBhbmQgZ2V0X3RyYmVfYnNj KCkgYXMgd2VsbC4gUHJvYmFibHkgYWxsClRSQlNSIGZpZWxkIHByb2JpbmcgaGVscGVycyBzaG91 bGQgYmUgbW9kaWZpZWQgdG8gYWNjZXB0IGEgVFJCU1IgcmVnaXN0ZXIKdmFsdWUgaW5zdGVhZC4K Cj4gCj4gaS5lCj4gwqDCoMKgwqB1NjQgdHJic3IgPSBnZXRfdHJiZV9zdGF0dXMoKTsKPiAKPiDC oMKgwqDCoFdBUk5fT04oaXNfdHJiZV9ydW5uaWduKHRyYnNyKSkKPiDCoMKgwqDCoGlmIChpc190 cmJlX3RyZyh0cmJzcikgfHwgaXNfdHJiZV9hYm9ydCh0cmJzcikpCj4gCj4gRm9yIGlzX3RyYmVf d3JhcCgpIHRvbwoKWWVzLgoKPiAKPj4gK8KgwqDCoMKgwqDCoMKgIHJldHVybiBUUkJFX0ZBVUxU X0FDVF9GQVRBTDsKPj4gKwo+PiArwqDCoMKgIGlmICgoZWMgPT0gVFJCRV9FQ19TVEFHRTFfQUJP UlQpIHx8IChlYyA9PSBUUkJFX0VDX1NUQUdFMl9BQk9SVCkpCj4+ICvCoMKgwqDCoMKgwqDCoCBy ZXR1cm4gVFJCRV9GQVVMVF9BQ1RfRkFUQUw7Cj4+ICsKPj4gK8KgwqDCoCBpZiAoaXNfdHJiZV93 cmFwKCkgJiYgKGVjID09IFRSQkVfRUNfT1RIRVJTKSAmJiAoYnNjID09IFRSQkVfQlNDX0ZJTExF RCkpIHsKPj4gK8KgwqDCoMKgwqDCoMKgIGlmIChnZXRfdHJiZV93cml0ZV9wb2ludGVyKCkgPT0g Z2V0X3RyYmVfYmFzZV9wb2ludGVyKCkpCj4+ICvCoMKgwqDCoMKgwqDCoMKgwqDCoMKgIHJldHVy biBUUkJFX0ZBVUxUX0FDVF9XUkFQOwo+PiArwqDCoMKgIH0KPj4gK8KgwqDCoCByZXR1cm4gVFJC RV9GQVVMVF9BQ1RfU1BVUklPVVM7Cj4+ICt9Cj4+ICsKPj4gK3N0YXRpYyBpcnFyZXR1cm5fdCBh cm1fdHJiZV9pcnFfaGFuZGxlcihpbnQgaXJxLCB2b2lkICpkZXYpCj4+ICt7Cj4+ICvCoMKgwqAg c3RydWN0IHBlcmZfb3V0cHV0X2hhbmRsZSAqKmhhbmRsZV9wdHIgPSBkZXY7Cj4+ICvCoMKgwqAg c3RydWN0IHBlcmZfb3V0cHV0X2hhbmRsZSAqaGFuZGxlID0gKmhhbmRsZV9wdHI7Cj4+ICvCoMKg wqAgZW51bSB0cmJlX2ZhdWx0X2FjdGlvbiBhY3Q7Cj4+ICsKPj4gK8KgwqDCoCBXQVJOX09OKCFp c190cmJlX2lycSgpKTsKPj4gK8KgwqDCoCBjbHJfdHJiZV9pcnEoKTsKPj4gKwo+PiArwqDCoMKg IC8qCj4+ICvCoMKgwqDCoCAqIEVuc3VyZSB0aGUgdHJhY2UgaXMgdmlzaWJsZSB0byB0aGUgQ1BV cyBhbmQKPj4gK8KgwqDCoMKgICogYW55IGV4dGVybmFsIGFib3J0cyBoYXZlIGJlZW4gcmVzb2x2 ZWQuCj4+ICvCoMKgwqDCoCAqLwo+PiArwqDCoMKgIHRyYmVfZHJhaW5fYnVmZmVyKCk7Cj4+ICvC oMKgwqAgaXNiKCk7Cj4+ICsKPj4gK8KgwqDCoCBpZiAoIXBlcmZfZ2V0X2F1eChoYW5kbGUpKQo+ PiArwqDCoMKgwqDCoMKgwqAgcmV0dXJuIElSUV9OT05FOwo+PiArCj4+ICvCoMKgwqAgaWYgKCFp c19wZXJmX3RyYmUoaGFuZGxlKSkKPj4gK8KgwqDCoMKgwqDCoMKgIHJldHVybiBJUlFfTk9ORTsK Pj4gKwo+PiArwqDCoMKgIGlycV93b3JrX3J1bigpOwo+PiArCj4+ICvCoMKgwqAgYWN0ID0gdHJi ZV9nZXRfZmF1bHRfYWN0KGhhbmRsZSk7Cj4+ICvCoMKgwqAgc3dpdGNoIChhY3QpIHsKPj4gK8Kg wqDCoCBjYXNlIFRSQkVfRkFVTFRfQUNUX1dSQVA6Cj4+ICvCoMKgwqDCoMKgwqDCoCB0cmJlX2hh bmRsZV9vdmVyZmxvdyhoYW5kbGUpOwo+PiArwqDCoMKgwqDCoMKgwqAgYnJlYWs7Cj4+ICvCoMKg wqAgY2FzZSBUUkJFX0ZBVUxUX0FDVF9TUFVSSU9VUzoKPj4gK8KgwqDCoMKgwqDCoMKgIHRyYmVf aGFuZGxlX3NwdXJpb3VzKGhhbmRsZSk7Cj4+ICvCoMKgwqDCoMKgwqDCoCBicmVhazsKPj4gK8Kg wqDCoCBjYXNlIFRSQkVfRkFVTFRfQUNUX0ZBVEFMOgo+PiArwqDCoMKgwqDCoMKgwqAgdHJiZV9o YW5kbGVfZmF0YWwoaGFuZGxlKTsKPj4gK8KgwqDCoMKgwqDCoMKgIGJyZWFrOwo+PiArwqDCoMKg IH0KPj4gK8KgwqDCoCByZXR1cm4gSVJRX0hBTkRMRUQ7Cj4+ICt9Cj4+ICsKPj4gK3N0YXRpYyBj b25zdCBzdHJ1Y3QgY29yZXNpZ2h0X29wc19zaW5rIGFybV90cmJlX3Npbmtfb3BzID0gewo+PiAr wqDCoMKgIC5lbmFibGXCoMKgwqDCoMKgwqDCoCA9IGFybV90cmJlX2VuYWJsZSwKPj4gK8KgwqDC oCAuZGlzYWJsZcKgwqDCoCA9IGFybV90cmJlX2Rpc2FibGUsCj4+ICvCoMKgwqAgLmFsbG9jX2J1 ZmZlcsKgwqDCoCA9IGFybV90cmJlX2FsbG9jX2J1ZmZlciwKPj4gK8KgwqDCoCAuZnJlZV9idWZm ZXLCoMKgwqAgPSBhcm1fdHJiZV9mcmVlX2J1ZmZlciwKPj4gK8KgwqDCoCAudXBkYXRlX2J1ZmZl csKgwqDCoCA9IGFybV90cmJlX3VwZGF0ZV9idWZmZXIsCj4+ICt9Owo+PiArCj4+ICtzdGF0aWMg Y29uc3Qgc3RydWN0IGNvcmVzaWdodF9vcHMgYXJtX3RyYmVfY3Nfb3BzID0gewo+PiArwqDCoMKg IC5zaW5rX29wc8KgwqDCoCA9ICZhcm1fdHJiZV9zaW5rX29wcywKPj4gK307Cj4+ICsKPj4gK3N0 YXRpYyBzc2l6ZV90IGFsaWduX3Nob3coc3RydWN0IGRldmljZSAqZGV2LCBzdHJ1Y3QgZGV2aWNl X2F0dHJpYnV0ZSAqYXR0ciwgY2hhciAqYnVmKQo+PiArewo+PiArwqDCoMKgIHN0cnVjdCB0cmJl X2NwdWRhdGEgKmNwdWRhdGEgPSBkZXZfZ2V0X2RydmRhdGEoZGV2KTsKPj4gKwo+PiArwqDCoMKg IHJldHVybiBzcHJpbnRmKGJ1ZiwgIiVsbHhcbiIsIGNwdWRhdGEtPnRyYmVfYWxpZ24pOwo+PiAr fQo+PiArc3RhdGljIERFVklDRV9BVFRSX1JPKGFsaWduKTsKPj4gKwo+PiArc3RhdGljIHNzaXpl X3QgZGJtX3Nob3coc3RydWN0IGRldmljZSAqZGV2LCBzdHJ1Y3QgZGV2aWNlX2F0dHJpYnV0ZSAq YXR0ciwgY2hhciAqYnVmKQo+PiArewo+PiArwqDCoMKgIHN0cnVjdCB0cmJlX2NwdWRhdGEgKmNw dWRhdGEgPSBkZXZfZ2V0X2RydmRhdGEoZGV2KTsKPj4gKwo+PiArwqDCoMKgIHJldHVybiBzcHJp bnRmKGJ1ZiwgIiVkXG4iLCBjcHVkYXRhLT50cmJlX2RibSk7Cj4+ICt9Cj4+ICtzdGF0aWMgREVW SUNFX0FUVFJfUk8oZGJtKTsKPj4gKwo+PiArc3RhdGljIHN0cnVjdCBhdHRyaWJ1dGUgKmFybV90 cmJlX2F0dHJzW10gPSB7Cj4+ICvCoMKgwqAgJmRldl9hdHRyX2FsaWduLmF0dHIsCj4+ICvCoMKg wqAgJmRldl9hdHRyX2RibS5hdHRyLAo+PiArwqDCoMKgIE5VTEwsCj4+ICt9Owo+PiArCj4+ICtz dGF0aWMgY29uc3Qgc3RydWN0IGF0dHJpYnV0ZV9ncm91cCBhcm1fdHJiZV9ncm91cCA9IHsKPj4g K8KgwqDCoCAuYXR0cnMgPSBhcm1fdHJiZV9hdHRycywKPj4gK307Cj4+ICsKPj4gK3N0YXRpYyBj b25zdCBzdHJ1Y3QgYXR0cmlidXRlX2dyb3VwICphcm1fdHJiZV9ncm91cHNbXSA9IHsKPj4gK8Kg wqDCoCAmYXJtX3RyYmVfZ3JvdXAsCj4+ICvCoMKgwqAgTlVMTCwKPj4gK307Cj4+ICsKPj4gK3N0 YXRpYyB2b2lkIGFybV90cmJlX3Byb2JlX2NvcmVzaWdodF9jcHUodm9pZCAqaW5mbykKPj4gK3sK Pj4gK8KgwqDCoCBzdHJ1Y3QgdHJiZV9kcnZkYXRhICpkcnZkYXRhID0gaW5mbzsKPj4gK8KgwqDC oCBzdHJ1Y3QgY29yZXNpZ2h0X2Rlc2MgZGVzYyA9IHsgMCB9Owo+PiArwqDCoMKgIGludCBjcHUg PSBzbXBfcHJvY2Vzc29yX2lkKCk7Cj4+ICvCoMKgwqAgc3RydWN0IHRyYmVfY3B1ZGF0YSAqY3B1 ZGF0YSA9IHBlcl9jcHVfcHRyKGRydmRhdGEtPmNwdWRhdGEsIGNwdSk7Cj4+ICvCoMKgwqAgc3Ry dWN0IGNvcmVzaWdodF9kZXZpY2UgKnRyYmVfY3NkZXYgPSBwZXJfY3B1KGNzZGV2X3NpbmssIGNw dSk7Cj4+ICvCoMKgwqAgc3RydWN0IGRldmljZSAqZGV2Owo+PiArCj4+ICvCoMKgwqAgaWYgKFdB Uk5fT04oIWNwdWRhdGEpKQo+PiArwqDCoMKgwqDCoMKgwqAgZ290byBjcHVfY2xlYXI7Cj4+ICsK Pj4gK8KgwqDCoCBpZiAodHJiZV9jc2RldikKPj4gK8KgwqDCoMKgwqDCoMKgIHJldHVybjsKPj4g Kwo+PiArwqDCoMKgIGNwdWRhdGEtPmNwdSA9IHNtcF9wcm9jZXNzb3JfaWQoKTsKPj4gK8KgwqDC oCBjcHVkYXRhLT5kcnZkYXRhID0gZHJ2ZGF0YTsKPj4gK8KgwqDCoCBkZXYgPSAmY3B1ZGF0YS0+ ZHJ2ZGF0YS0+cGRldi0+ZGV2Owo+PiArCj4+ICvCoMKgwqAgaWYgKCFpc190cmJlX2F2YWlsYWJs ZSgpKSB7Cj4+ICvCoMKgwqDCoMKgwqDCoCBwcl9lcnIoIlRSQkUgaXMgbm90IGltcGxlbWVudGVk IG9uIGNwdSAlZFxuIiwgY3B1ZGF0YS0+Y3B1KTsKPj4gK8KgwqDCoMKgwqDCoMKgIGdvdG8gY3B1 X2NsZWFyOwo+PiArwqDCoMKgIH0KPj4gKwo+PiArwqDCoMKgIGlmICghaXNfdHJiZV9wcm9ncmFt bWFibGUoKSkgewo+PiArwqDCoMKgwqDCoMKgwqAgcHJfZXJyKCJUUkJFIGlzIG93bmVkIGluIGhp Z2hlciBleGNlcHRpb24gbGV2ZWwgb24gY3B1ICVkXG4iLCBjcHVkYXRhLT5jcHUpOwo+PiArwqDC oMKgwqDCoMKgwqAgZ290byBjcHVfY2xlYXI7Cj4+ICvCoMKgwqAgfQo+PiArwqDCoMKgIGRlc2Mu bmFtZSA9IGRldm1fa2FzcHJpbnRmKGRldiwgR0ZQX0tFUk5FTCwgIiVzJWQiLCBEUlZOQU1FLCBz bXBfcHJvY2Vzc29yX2lkKCkpOwo+PiArwqDCoMKgIGlmIChJU19FUlIoZGVzYy5uYW1lKSkKPj4g K8KgwqDCoMKgwqDCoMKgIGdvdG8gY3B1X2NsZWFyOwo+PiArCj4+ICvCoMKgwqAgZGVzYy50eXBl ID0gQ09SRVNJR0hUX0RFVl9UWVBFX1NJTks7Cj4+ICvCoMKgwqAgZGVzYy5zdWJ0eXBlLnNpbmtf c3VidHlwZSA9IENPUkVTSUdIVF9ERVZfU1VCVFlQRV9TSU5LX1BFUkNQVV9TWVNNRU07Cj4+ICvC oMKgwqAgZGVzYy5vcHMgPSAmYXJtX3RyYmVfY3Nfb3BzOwo+PiArwqDCoMKgIGRlc2MucGRhdGEg PSBkZXZfZ2V0X3BsYXRkYXRhKGRldik7Cj4+ICvCoMKgwqAgZGVzYy5ncm91cHMgPSBhcm1fdHJi ZV9ncm91cHM7Cj4+ICvCoMKgwqAgZGVzYy5kZXYgPSBkZXY7Cj4+ICvCoMKgwqAgdHJiZV9jc2Rl diA9IGNvcmVzaWdodF9yZWdpc3RlcigmZGVzYyk7Cj4+ICvCoMKgwqAgaWYgKElTX0VSUih0cmJl X2NzZGV2KSkKPj4gK8KgwqDCoMKgwqDCoMKgIGdvdG8gY3B1X2NsZWFyOwo+PiArCj4+ICvCoMKg wqAgZGV2X3NldF9kcnZkYXRhKCZ0cmJlX2NzZGV2LT5kZXYsIGNwdWRhdGEpOwo+PiArwqDCoMKg IGNwdWRhdGEtPnRyYmVfZGJtID0gZ2V0X3RyYmVfZmxhZ191cGRhdGUoKTsKPj4gK8KgwqDCoCBj cHVkYXRhLT50cmJlX2FsaWduID0gMVVMTCA8PCBnZXRfdHJiZV9hZGRyZXNzX2FsaWduKCk7Cj4+ ICvCoMKgwqAgaWYgKGNwdWRhdGEtPnRyYmVfYWxpZ24gPiBTWl8ySykgewo+PiArwqDCoMKgwqDC oMKgwqAgcHJfZXJyKCJVbnN1cHBvcnRlZCBhbGlnbm1lbnQgb24gY3B1ICVkXG4iLCBjcHVkYXRh LT5jcHUpOwo+PiArwqDCoMKgwqDCoMKgwqAgZ290byBjcHVfY2xlYXI7Cj4+ICvCoMKgwqAgfQo+ PiArwqDCoMKgIHBlcl9jcHUoY3NkZXZfc2luaywgY3B1KSA9IHRyYmVfY3NkZXY7Cj4+ICvCoMKg wqAgdHJiZV9yZXNldF9sb2NhbCgpOwo+PiArwqDCoMKgIGVuYWJsZV9wZXJjcHVfaXJxKGRydmRh dGEtPmlycSwgSVJRX1RZUEVfTk9ORSk7Cj4+ICvCoMKgwqAgcmV0dXJuOwo+PiArY3B1X2NsZWFy Ogo+PiArwqDCoMKgIGNwdW1hc2tfY2xlYXJfY3B1KGNwdWRhdGEtPmNwdSwgJmNwdWRhdGEtPmRy dmRhdGEtPnN1cHBvcnRlZF9jcHVzKTsKPj4gK30KPj4gKwo+PiArc3RhdGljIHZvaWQgYXJtX3Ry YmVfcmVtb3ZlX2NvcmVzaWdodF9jcHUodm9pZCAqaW5mbykKPj4gK3sKPj4gK8KgwqDCoCBpbnQg Y3B1ID0gc21wX3Byb2Nlc3Nvcl9pZCgpOwo+PiArwqDCoMKgIHN0cnVjdCB0cmJlX2RydmRhdGEg KmRydmRhdGEgPSBpbmZvOwo+PiArwqDCoMKgIHN0cnVjdCB0cmJlX2NwdWRhdGEgKmNwdWRhdGEg PSBwZXJfY3B1X3B0cihkcnZkYXRhLT5jcHVkYXRhLCBjcHUpOwo+PiArwqDCoMKgIHN0cnVjdCBj b3Jlc2lnaHRfZGV2aWNlICp0cmJlX2NzZGV2ID0gcGVyX2NwdShjc2Rldl9zaW5rLCBjcHUpOwo+ PiArCj4+ICvCoMKgwqAgaWYgKHRyYmVfY3NkZXYpIHsKPj4gK8KgwqDCoMKgwqDCoMKgIGNvcmVz aWdodF91bnJlZ2lzdGVyKHRyYmVfY3NkZXYpOwo+PiArwqDCoMKgwqDCoMKgwqAgY3B1ZGF0YS0+ ZHJ2ZGF0YSA9IE5VTEw7Cj4+ICvCoMKgwqDCoMKgwqDCoCBwZXJfY3B1KGNzZGV2X3NpbmssIGNw dSkgPSBOVUxMOwo+PiArwqDCoMKgIH0KPj4gK8KgwqDCoCBkaXNhYmxlX3BlcmNwdV9pcnEoZHJ2 ZGF0YS0+aXJxKTsKPj4gK8KgwqDCoCB0cmJlX3Jlc2V0X2xvY2FsKCk7Cj4+ICt9Cj4+ICsKPj4g K3N0YXRpYyBpbnQgYXJtX3RyYmVfcHJvYmVfY29yZXNpZ2h0KHN0cnVjdCB0cmJlX2RydmRhdGEg KmRydmRhdGEpCj4+ICt7Cj4+ICvCoMKgwqAgZHJ2ZGF0YS0+Y3B1ZGF0YSA9IGFsbG9jX3BlcmNw dSh0eXBlb2YoKmRydmRhdGEtPmNwdWRhdGEpKTsKPj4gK8KgwqDCoCBpZiAoSVNfRVJSKGRydmRh dGEtPmNwdWRhdGEpKQo+PiArwqDCoMKgwqDCoMKgwqAgcmV0dXJuIFBUUl9FUlIoZHJ2ZGF0YS0+ Y3B1ZGF0YSk7Cj4+ICsKPj4gK8KgwqDCoCBhcm1fdHJiZV9wcm9iZV9jb3Jlc2lnaHRfY3B1KGRy dmRhdGEpOwo+PiArwqDCoMKgIHNtcF9jYWxsX2Z1bmN0aW9uX21hbnkoJmRydmRhdGEtPnN1cHBv cnRlZF9jcHVzLCBhcm1fdHJiZV9wcm9iZV9jb3Jlc2lnaHRfY3B1LCBkcnZkYXRhLCAxKTsKPj4g K8KgwqDCoCByZXR1cm4gMDsKPj4gK30KPj4gKwo+PiArc3RhdGljIGludCBhcm1fdHJiZV9yZW1v dmVfY29yZXNpZ2h0KHN0cnVjdCB0cmJlX2RydmRhdGEgKmRydmRhdGEpCj4+ICt7Cj4+ICvCoMKg wqAgYXJtX3RyYmVfcmVtb3ZlX2NvcmVzaWdodF9jcHUoZHJ2ZGF0YSk7Cj4+ICvCoMKgwqAgc21w X2NhbGxfZnVuY3Rpb25fbWFueSgmZHJ2ZGF0YS0+c3VwcG9ydGVkX2NwdXMsIGFybV90cmJlX3Jl bW92ZV9jb3Jlc2lnaHRfY3B1LCBkcnZkYXRhLCAxKTsKPj4gK8KgwqDCoCBmcmVlX3BlcmNwdShk cnZkYXRhLT5jcHVkYXRhKTsKPj4gK8KgwqDCoCByZXR1cm4gMDsKPj4gK30KPj4gKwo+PiArc3Rh dGljIGludCBhcm1fdHJiZV9jcHVfc3RhcnR1cCh1bnNpZ25lZCBpbnQgY3B1LCBzdHJ1Y3QgaGxp c3Rfbm9kZSAqbm9kZSkKPj4gK3sKPj4gK8KgwqDCoCBzdHJ1Y3QgdHJiZV9kcnZkYXRhICpkcnZk YXRhID0gaGxpc3RfZW50cnlfc2FmZShub2RlLCBzdHJ1Y3QgdHJiZV9kcnZkYXRhLCBob3RwbHVn X25vZGUpOwo+PiArCj4+ICvCoMKgwqAgaWYgKGNwdW1hc2tfdGVzdF9jcHUoY3B1LCAmZHJ2ZGF0 YS0+c3VwcG9ydGVkX2NwdXMpKSB7Cj4+ICvCoMKgwqDCoMKgwqDCoCBpZiAoIXBlcl9jcHUoY3Nk ZXZfc2luaywgY3B1KSkgewo+PiArwqDCoMKgwqDCoMKgwqDCoMKgwqDCoCBhcm1fdHJiZV9wcm9i ZV9jb3Jlc2lnaHRfY3B1KGRydmRhdGEpOwo+PiArwqDCoMKgwqDCoMKgwqAgfSBlbHNlIHsKPj4g K8KgwqDCoMKgwqDCoMKgwqDCoMKgwqAgdHJiZV9yZXNldF9sb2NhbCgpOwo+PiArwqDCoMKgwqDC oMKgwqDCoMKgwqDCoCBlbmFibGVfcGVyY3B1X2lycShkcnZkYXRhLT5pcnEsIElSUV9UWVBFX05P TkUpOwo+PiArwqDCoMKgwqDCoMKgwqAgfQo+PiArwqDCoMKgIH0KPj4gK8KgwqDCoCByZXR1cm4g MDsKPj4gK30KPj4gKwo+PiArc3RhdGljIGludCBhcm1fdHJiZV9jcHVfdGVhcmRvd24odW5zaWdu ZWQgaW50IGNwdSwgc3RydWN0IGhsaXN0X25vZGUgKm5vZGUpCj4+ICt7Cj4+ICvCoMKgwqAgc3Ry dWN0IHRyYmVfZHJ2ZGF0YSAqZHJ2ZGF0YSA9IGhsaXN0X2VudHJ5X3NhZmUobm9kZSwgc3RydWN0 IHRyYmVfZHJ2ZGF0YSwgaG90cGx1Z19ub2RlKTsKPj4gKwo+PiArwqDCoMKgIGlmIChjcHVtYXNr X3Rlc3RfY3B1KGNwdSwgJmRydmRhdGEtPnN1cHBvcnRlZF9jcHVzKSkgewo+PiArwqDCoMKgwqDC oMKgwqAgZGlzYWJsZV9wZXJjcHVfaXJxKGRydmRhdGEtPmlycSk7Cj4+ICvCoMKgwqDCoMKgwqDC oCB0cmJlX3Jlc2V0X2xvY2FsKCk7Cj4+ICvCoMKgwqAgfQo+PiArwqDCoMKgIHJldHVybiAwOwo+ PiArfQo+PiArCj4+ICtzdGF0aWMgaW50IGFybV90cmJlX3Byb2JlX2NwdWhwKHN0cnVjdCB0cmJl X2RydmRhdGEgKmRydmRhdGEpCj4+ICt7Cj4+ICvCoMKgwqAgZW51bSBjcHVocF9zdGF0ZSB0cmJl X29ubGluZTsKPj4gKwo+PiArwqDCoMKgIHRyYmVfb25saW5lID0gY3B1aHBfc2V0dXBfc3RhdGVf bXVsdGkoQ1BVSFBfQVBfT05MSU5FX0RZTiwgRFJWTkFNRSwKPj4gK8KgwqDCoMKgwqDCoMKgwqDC oMKgwqDCoMKgwqDCoMKgwqDCoMKgIGFybV90cmJlX2NwdV9zdGFydHVwLCBhcm1fdHJiZV9jcHVf dGVhcmRvd24pOwo+PiArwqDCoMKgIGlmICh0cmJlX29ubGluZSA8IDApCj4+ICvCoMKgwqDCoMKg wqDCoCByZXR1cm4gLUVJTlZBTDsKPj4gKwo+PiArwqDCoMKgIGlmIChjcHVocF9zdGF0ZV9hZGRf aW5zdGFuY2UodHJiZV9vbmxpbmUsICZkcnZkYXRhLT5ob3RwbHVnX25vZGUpKQo+PiArwqDCoMKg wqDCoMKgwqAgcmV0dXJuIC1FSU5WQUw7Cj4+ICsKPj4gK8KgwqDCoCBkcnZkYXRhLT50cmJlX29u bGluZSA9IHRyYmVfb25saW5lOwo+PiArwqDCoMKgIHJldHVybiAwOwo+PiArfQo+PiArCj4+ICtz dGF0aWMgdm9pZCBhcm1fdHJiZV9yZW1vdmVfY3B1aHAoc3RydWN0IHRyYmVfZHJ2ZGF0YSAqZHJ2 ZGF0YSkKPj4gK3sKPj4gK8KgwqDCoCBjcHVocF9yZW1vdmVfbXVsdGlfc3RhdGUoZHJ2ZGF0YS0+ dHJiZV9vbmxpbmUpOwo+PiArfQo+PiArCj4+ICtzdGF0aWMgaW50IGFybV90cmJlX3Byb2JlX2ly cShzdHJ1Y3QgcGxhdGZvcm1fZGV2aWNlICpwZGV2LAo+PiArwqDCoMKgwqDCoMKgwqDCoMKgwqDC oMKgwqDCoMKgwqDCoCBzdHJ1Y3QgdHJiZV9kcnZkYXRhICpkcnZkYXRhKQo+PiArewo+PiArwqDC oMKgIGRydmRhdGEtPmlycSA9IHBsYXRmb3JtX2dldF9pcnEocGRldiwgMCk7Cj4+ICvCoMKgwqAg aWYgKCFkcnZkYXRhLT5pcnEpIHsKPj4gK8KgwqDCoMKgwqDCoMKgIHByX2VycigiSVJRIG5vdCBm b3VuZCBmb3IgdGhlIHBsYXRmb3JtIGRldmljZVxuIik7Cj4+ICvCoMKgwqDCoMKgwqDCoCByZXR1 cm4gLUVOWElPOwo+PiArwqDCoMKgIH0KPj4gKwo+PiArwqDCoMKgIGlmICghaXJxX2lzX3BlcmNw dShkcnZkYXRhLT5pcnEpKSB7Cj4+ICvCoMKgwqDCoMKgwqDCoCBwcl9lcnIoIklSUSBpcyBub3Qg YSBQUElcbiIpOwo+PiArwqDCoMKgwqDCoMKgwqAgcmV0dXJuIC1FSU5WQUw7Cj4+ICvCoMKgwqAg fQo+PiArCj4+ICvCoMKgwqAgaWYgKGlycV9nZXRfcGVyY3B1X2RldmlkX3BhcnRpdGlvbihkcnZk YXRhLT5pcnEsICZkcnZkYXRhLT5zdXBwb3J0ZWRfY3B1cykpCj4+ICvCoMKgwqDCoMKgwqDCoCBy ZXR1cm4gLUVJTlZBTDsKPj4gKwo+PiArwqDCoMKgIGRydmRhdGEtPmhhbmRsZSA9IGFsbG9jX3Bl cmNwdSh0eXBlb2YoKmRydmRhdGEtPmhhbmRsZSkpOwo+PiArwqDCoMKgIGlmICghZHJ2ZGF0YS0+ aGFuZGxlKQo+PiArwqDCoMKgwqDCoMKgwqAgcmV0dXJuIC1FTk9NRU07Cj4+ICsKPj4gK8KgwqDC oCBpZiAocmVxdWVzdF9wZXJjcHVfaXJxKGRydmRhdGEtPmlycSwgYXJtX3RyYmVfaXJxX2hhbmRs ZXIsIERSVk5BTUUsIGRydmRhdGEtPmhhbmRsZSkpIHsKPj4gK8KgwqDCoMKgwqDCoMKgIGZyZWVf cGVyY3B1KGRydmRhdGEtPmhhbmRsZSk7Cj4+ICvCoMKgwqDCoMKgwqDCoCByZXR1cm4gLUVJTlZB TDsKPj4gK8KgwqDCoCB9Cj4+ICvCoMKgwqAgcmV0dXJuIDA7Cj4+ICt9Cj4+ICsKPj4gK3N0YXRp YyB2b2lkIGFybV90cmJlX3JlbW92ZV9pcnEoc3RydWN0IHRyYmVfZHJ2ZGF0YSAqZHJ2ZGF0YSkK Pj4gK3sKPj4gK8KgwqDCoCBmcmVlX3BlcmNwdV9pcnEoZHJ2ZGF0YS0+aXJxLCBkcnZkYXRhLT5o YW5kbGUpOwo+PiArwqDCoMKgIGZyZWVfcGVyY3B1KGRydmRhdGEtPmhhbmRsZSk7Cj4+ICt9Cj4+ ICsKPj4gK3N0YXRpYyBpbnQgYXJtX3RyYmVfZGV2aWNlX3Byb2JlKHN0cnVjdCBwbGF0Zm9ybV9k ZXZpY2UgKnBkZXYpCj4+ICt7Cj4+ICvCoMKgwqAgc3RydWN0IGNvcmVzaWdodF9wbGF0Zm9ybV9k YXRhICpwZGF0YTsKPj4gK8KgwqDCoCBzdHJ1Y3QgdHJiZV9kcnZkYXRhICpkcnZkYXRhOwo+PiAr wqDCoMKgIHN0cnVjdCBkZXZpY2UgKmRldiA9ICZwZGV2LT5kZXY7Cj4+ICvCoMKgwqAgaW50IHJl dDsKPj4gKwo+PiArwqDCoMKgIGRydmRhdGEgPSBkZXZtX2t6YWxsb2MoZGV2LCBzaXplb2YoKmRy dmRhdGEpLCBHRlBfS0VSTkVMKTsKPj4gK8KgwqDCoCBpZiAoSVNfRVJSKGRydmRhdGEpKQo+PiAr wqDCoMKgwqDCoMKgwqAgcmV0dXJuIC1FTk9NRU07Cj4+ICsKPj4gK8KgwqDCoCBwZGF0YSA9IGNv cmVzaWdodF9nZXRfcGxhdGZvcm1fZGF0YShkZXYpOwo+PiArwqDCoMKgIGlmIChJU19FUlIocGRh dGEpKSB7Cj4+ICvCoMKgwqDCoMKgwqDCoCBrZnJlZShkcnZkYXRhKTsKPj4gK8KgwqDCoMKgwqDC oMKgIHJldHVybiAtRU5PTUVNOwo+PiArwqDCoMKgIH0KPj4gKwo+PiArwqDCoMKgIGRldl9zZXRf ZHJ2ZGF0YShkZXYsIGRydmRhdGEpOwo+PiArwqDCoMKgIGRldi0+cGxhdGZvcm1fZGF0YSA9IHBk YXRhOwo+PiArwqDCoMKgIGRydmRhdGEtPnBkZXYgPSBwZGV2Owo+PiArwqDCoMKgIHJldCA9IGFy bV90cmJlX3Byb2JlX2lycShwZGV2LCBkcnZkYXRhKTsKPj4gK8KgwqDCoCBpZiAocmV0KQo+PiAr wqDCoMKgwqDCoMKgwqAgZ290byBpcnFfZmFpbGVkOwo+PiArCj4+ICvCoMKgwqAgcmV0ID0gYXJt X3RyYmVfcHJvYmVfY29yZXNpZ2h0KGRydmRhdGEpOwo+PiArwqDCoMKgIGlmIChyZXQpCj4+ICvC oMKgwqDCoMKgwqDCoCBnb3RvIHByb2JlX2ZhaWxlZDsKPj4gKwo+PiArwqDCoMKgIHJldCA9IGFy bV90cmJlX3Byb2JlX2NwdWhwKGRydmRhdGEpOwo+PiArwqDCoMKgIGlmIChyZXQpCj4+ICvCoMKg wqDCoMKgwqDCoCBnb3RvIGNwdWhwX2ZhaWxlZDsKPj4gKwo+PiArwqDCoMKgIHJldHVybiAwOwo+ PiArY3B1aHBfZmFpbGVkOgo+PiArwqDCoMKgIGFybV90cmJlX3JlbW92ZV9jb3Jlc2lnaHQoZHJ2 ZGF0YSk7Cj4+ICtwcm9iZV9mYWlsZWQ6Cj4+ICvCoMKgwqAgYXJtX3RyYmVfcmVtb3ZlX2lycShk cnZkYXRhKTsKPj4gK2lycV9mYWlsZWQ6Cj4+ICvCoMKgwqAga2ZyZWUocGRhdGEpOwo+PiArwqDC oMKgIGtmcmVlKGRydmRhdGEpOwo+PiArwqDCoMKgIHJldHVybiByZXQ7Cj4+ICt9Cj4+ICsKPj4g K3N0YXRpYyBpbnQgYXJtX3RyYmVfZGV2aWNlX3JlbW92ZShzdHJ1Y3QgcGxhdGZvcm1fZGV2aWNl ICpwZGV2KQo+PiArewo+PiArwqDCoMKgIHN0cnVjdCBjb3Jlc2lnaHRfcGxhdGZvcm1fZGF0YSAq cGRhdGEgPSBkZXZfZ2V0X3BsYXRkYXRhKCZwZGV2LT5kZXYpOwo+PiArwqDCoMKgIHN0cnVjdCB0 cmJlX2RydmRhdGEgKmRydmRhdGEgPSBwbGF0Zm9ybV9nZXRfZHJ2ZGF0YShwZGV2KTsKPj4gKwo+ PiArwqDCoMKgIGFybV90cmJlX3JlbW92ZV9jb3Jlc2lnaHQoZHJ2ZGF0YSk7Cj4+ICvCoMKgwqAg YXJtX3RyYmVfcmVtb3ZlX2NwdWhwKGRydmRhdGEpOwo+PiArwqDCoMKgIGFybV90cmJlX3JlbW92 ZV9pcnEoZHJ2ZGF0YSk7Cj4+ICvCoMKgwqAga2ZyZWUocGRhdGEpOwo+PiArwqDCoMKgIGtmcmVl KGRydmRhdGEpOwo+PiArwqDCoMKgIHJldHVybiAwOwo+PiArfQo+PiArCj4+ICtzdGF0aWMgY29u c3Qgc3RydWN0IG9mX2RldmljZV9pZCBhcm1fdHJiZV9vZl9tYXRjaFtdID0gewo+PiArwqDCoMKg IHsgLmNvbXBhdGlibGUgPSAiYXJtLHRyYWNlLWJ1ZmZlci1leHRlbnNpb24ifSwKPj4gK8KgwqDC oCB7fSwKPj4gK307Cj4+ICtNT0RVTEVfREVWSUNFX1RBQkxFKG9mLCBhcm1fdHJiZV9vZl9tYXRj aCk7Cj4+ICsKPj4gK3N0YXRpYyBzdHJ1Y3QgcGxhdGZvcm1fZHJpdmVyIGFybV90cmJlX2RyaXZl ciA9IHsKPj4gK8KgwqDCoCAuZHJpdmVywqDCoMKgID0gewo+PiArwqDCoMKgwqDCoMKgwqAgLm5h bWUgPSBEUlZOQU1FLAo+PiArwqDCoMKgwqDCoMKgwqAgLm9mX21hdGNoX3RhYmxlID0gb2ZfbWF0 Y2hfcHRyKGFybV90cmJlX29mX21hdGNoKSwKPj4gK8KgwqDCoMKgwqDCoMKgIC5zdXBwcmVzc19i aW5kX2F0dHJzID0gdHJ1ZSwKPj4gK8KgwqDCoCB9LAo+PiArwqDCoMKgIC5wcm9iZcKgwqDCoCA9 IGFybV90cmJlX2RldmljZV9wcm9iZSwKPj4gK8KgwqDCoCAucmVtb3ZlwqDCoMKgID0gYXJtX3Ry YmVfZGV2aWNlX3JlbW92ZSwKPj4gK307Cj4+ICsKPj4gK3N0YXRpYyBpbnQgX19pbml0IGFybV90 cmJlX2luaXQodm9pZCkKPj4gK3sKPj4gK8KgwqDCoCBpbnQgcmV0Owo+PiArCj4gCj4gV2Ugc2hv dWxkIHNraXAgdGhlIGRyaXZlciBpbml0LCBpZiB0aGUga2VybmVsIGlzIHVubWFwcGVkIGF0IEVM MCwKPiBhcyB0aGUgVFJCRSBjYW4ndCBzYWZlbHkgd3JpdGUgdG8gdGhlIGtlcm5lbCB2aXJ0dWFs IGFkZHJlc3NlZAo+IGJ1ZmZlciB3aGVuIHRoZSBDUFUgaXMgcnVubmluZyBhdCBFTDAuIFRoaXMg aXMgdW5saWtlbHksIGJ1dCB3ZQo+IHNob3VsZCBjb3ZlciB0aGF0IGNhc2UuCgpUaGlzIHNob3Vs ZCBiZSBzdWZmaWNpZW50IG9yIGl0IG5lZWRzIGEgcHJfZXJyKCkgYXMgd2VsbCA/CgotLS0gYS9k cml2ZXJzL2h3dHJhY2luZy9jb3Jlc2lnaHQvY29yZXNpZ2h0LXRyYmUuYworKysgYi9kcml2ZXJz L2h3dHJhY2luZy9jb3Jlc2lnaHQvY29yZXNpZ2h0LXRyYmUuYwpAQCAtOTQ2LDYgKzk0Niw5IEBA IHN0YXRpYyBpbnQgX19pbml0IGFybV90cmJlX2luaXQodm9pZCkKIHsKICAgICAgICBpbnQgcmV0 OwogCisgICAgICAgaWYgKGFybTY0X2tlcm5lbF91bm1hcHBlZF9hdF9lbDAoKSkKKyAgICAgICAg ICAgICAgIHJldHVybiAtRU9QTk9UU1VQUDsKKwogICAgICAgIHJldCA9IHBsYXRmb3JtX2RyaXZl cl9yZWdpc3RlcigmYXJtX3RyYmVfZHJpdmVyKTsKICAgICAgICBpZiAoIXJldCkKICAgICAgICAg ICAgICAgIHJldHVybiAwOwoKPiAKPiAKPj4gK8KgwqDCoCByZXQgPSBwbGF0Zm9ybV9kcml2ZXJf cmVnaXN0ZXIoJmFybV90cmJlX2RyaXZlcik7Cj4+ICvCoMKgwqAgaWYgKCFyZXQpCj4+ICvCoMKg wqDCoMKgwqDCoCByZXR1cm4gMDsKPj4gKwo+PiArwqDCoMKgIHByX2VycigiRXJyb3IgcmVnaXN0 ZXJpbmcgJXMgcGxhdGZvcm0gZHJpdmVyXG4iLCBEUlZOQU1FKTsKPj4gK8KgwqDCoCByZXR1cm4g cmV0Owo+PiArfQo+PiArCj4+ICtzdGF0aWMgdm9pZCBfX2V4aXQgYXJtX3RyYmVfZXhpdCh2b2lk KQo+PiArewo+PiArwqDCoMKgIHBsYXRmb3JtX2RyaXZlcl91bnJlZ2lzdGVyKCZhcm1fdHJiZV9k cml2ZXIpOwo+PiArfQo+PiArbW9kdWxlX2luaXQoYXJtX3RyYmVfaW5pdCk7Cj4+ICttb2R1bGVf ZXhpdChhcm1fdHJiZV9leGl0KTsKPj4gKwo+PiArTU9EVUxFX0FVVEhPUigiQW5zaHVtYW4gS2hh bmR1YWwgPGFuc2h1bWFuLmtoYW5kdWFsQGFybS5jb20+Iik7Cj4+ICtNT0RVTEVfREVTQ1JJUFRJ T04oIkFybSBUcmFjZSBCdWZmZXIgRXh0ZW5zaW9uIChUUkJFKSBkcml2ZXIiKTsKPj4gK01PRFVM RV9MSUNFTlNFKCJHUEwgdjIiKTsKPj4gZGlmZiAtLWdpdCBhL2RyaXZlcnMvaHd0cmFjaW5nL2Nv cmVzaWdodC9jb3Jlc2lnaHQtdHJiZS5oIGIvZHJpdmVycy9od3RyYWNpbmcvY29yZXNpZ2h0L2Nv cmVzaWdodC10cmJlLmgKPj4gbmV3IGZpbGUgbW9kZSAxMDA2NDQKPj4gaW5kZXggMDAwMDAwMC4u ZDlmNTA3OQo+PiAtLS0gL2Rldi9udWxsCj4+ICsrKyBiL2RyaXZlcnMvaHd0cmFjaW5nL2NvcmVz aWdodC9jb3Jlc2lnaHQtdHJiZS5oCj4+IEBAIC0wLDAgKzEsMjE2IEBACj4+ICsvKiBTUERYLUxp Y2Vuc2UtSWRlbnRpZmllcjogR1BMLTIuMCAqLwo+PiArLyoKPj4gKyAqIFRoaXMgY29udGFpbnMg YWxsIHJlcXVpcmVkIGhhcmR3YXJlIHJlbGF0ZWQgaGVscGVyIGZ1bmN0aW9ucyBmb3IKPj4gKyAq IFRyYWNlIEJ1ZmZlciBFeHRlbnNpb24gKFRSQkUpIGRyaXZlciBpbiB0aGUgY29yZXNpZ2h0IGZy YW1ld29yay4KPj4gKyAqCj4+ICsgKiBDb3B5cmlnaHQgKEMpIDIwMjAgQVJNIEx0ZC4KPj4gKyAq Cj4+ICsgKiBBdXRob3I6IEFuc2h1bWFuIEtoYW5kdWFsIDxhbnNodW1hbi5raGFuZHVhbEBhcm0u Y29tPgo+PiArICovCj4+ICsjaW5jbHVkZSA8bGludXgvY29yZXNpZ2h0Lmg+Cj4+ICsjaW5jbHVk ZSA8bGludXgvZGV2aWNlLmg+Cj4+ICsjaW5jbHVkZSA8bGludXgvaXJxLmg+Cj4+ICsjaW5jbHVk ZSA8bGludXgva2VybmVsLmg+Cj4+ICsjaW5jbHVkZSA8bGludXgvb2YuaD4KPj4gKyNpbmNsdWRl IDxsaW51eC9wbGF0Zm9ybV9kZXZpY2UuaD4KPj4gKyNpbmNsdWRlIDxsaW51eC9zbXAuaD4KPj4g Kwo+PiArI2luY2x1ZGUgImNvcmVzaWdodC1ldG0tcGVyZi5oIgo+PiArCj4+ICtERUNMQVJFX1BF Ul9DUFUoc3RydWN0IGNvcmVzaWdodF9kZXZpY2UgKiwgY3NkZXZfc2luayk7Cj4+ICsKPj4gK3N0 YXRpYyBpbmxpbmUgYm9vbCBpc190cmJlX2F2YWlsYWJsZSh2b2lkKQo+PiArewo+PiArwqDCoMKg IHU2NCBhYTY0ZGZyMCA9IHJlYWRfc3lzcmVnX3MoU1lTX0lEX0FBNjRERlIwX0VMMSk7Cj4+ICvC oMKgwqAgaW50IHRyYmUgPSBjcHVpZF9mZWF0dXJlX2V4dHJhY3RfdW5zaWduZWRfZmllbGQoYWE2 NGRmcjAsIElEX0FBNjRERlIwX1RSQkVfU0hJRlQpOwo+IAo+IFRoaXMgY291bGQgYmUgInVuc2ln bmVkIGludCIgdG8gbWFrZSBpdCBmdXR1cmUgcHJvb2YuCgpDaGFuZ2VkLgoJCj4gCj4+ICsKPj4g K8KgwqDCoCByZXR1cm4gdHJiZSA+PSAwYjAwMDE7Cj4+ICt9Cj4+ICsKPj4gK3N0YXRpYyBpbmxp bmUgYm9vbCBpc190cmJlX2VuYWJsZWQodm9pZCkKPj4gK3sKPj4gK8KgwqDCoCB1NjQgdHJibGlt aXRyID0gcmVhZF9zeXNyZWdfcyhTWVNfVFJCTElNSVRSX0VMMSk7Cj4+ICsKPj4gK8KgwqDCoCBy ZXR1cm4gdHJibGltaXRyICYgVFJCTElNSVRSX0VOQUJMRTsKPj4gK30KPj4gKwo+PiArI2RlZmlu ZSBUUkJFX0VDX09USEVSU8KgwqDCoMKgwqDCoMKgIDAKPj4gKyNkZWZpbmUgVFJCRV9FQ19TVEFH RTFfQUJPUlTCoMKgwqAgMzYKPj4gKyNkZWZpbmUgVFJCRV9FQ19TVEFHRTJfQUJPUlTCoMKgwqAg MzcKPj4gKwo+PiArc3RhdGljIGlubGluZSBpbnQgZ2V0X3RyYmVfZWModm9pZCkKPj4gK3sKPj4g K8KgwqDCoCB1NjQgdHJic3IgPSByZWFkX3N5c3JlZ19zKFNZU19UUkJTUl9FTDEpOwo+PiArCj4+ ICvCoMKgwqAgcmV0dXJuICh0cmJzciA+PiBUUkJTUl9FQ19TSElGVCkgJiBUUkJTUl9FQ19NQVNL Owo+PiArfQo+PiArCj4+ICsjZGVmaW5lIFRSQkVfQlNDX05PVF9TVE9QUEVEwqDCoMKgIDAKPj4g KyNkZWZpbmXCoMKgwqAgVFJCRV9CU0NfRklMTEVEwqDCoMKgwqDCoMKgwqAgMQo+PiArI2RlZmlu ZSBUUkJFX0JTQ19UUklHR0VSRUTCoMKgwqAgMgo+PiArCj4+ICtzdGF0aWMgaW5saW5lIGludCBn ZXRfdHJiZV9ic2Modm9pZCkKPj4gK3sKPj4gK8KgwqDCoCB1NjQgdHJic3IgPSByZWFkX3N5c3Jl Z19zKFNZU19UUkJTUl9FTDEpOwo+PiArCj4+ICvCoMKgwqAgcmV0dXJuICh0cmJzciA+PiBUUkJT Ul9CU0NfU0hJRlQpICYgVFJCU1JfQlNDX01BU0s7Cj4+ICt9Cj4+ICsKPj4gK3N0YXRpYyBpbmxp bmUgdm9pZCBjbHJfdHJiZV9pcnEodm9pZCkKPj4gK3sKPj4gK8KgwqDCoCB1NjQgdHJic3IgPSBy ZWFkX3N5c3JlZ19zKFNZU19UUkJTUl9FTDEpOwo+PiArCj4+ICvCoMKgwqAgdHJic3IgJj0gflRS QlNSX0lSUTsKPj4gK8KgwqDCoCB3cml0ZV9zeXNyZWdfcyh0cmJzciwgU1lTX1RSQlNSX0VMMSk7 Cj4+ICt9Cj4+ICsKPj4gK3N0YXRpYyBpbmxpbmUgYm9vbCBpc190cmJlX2lycSh2b2lkKQo+PiAr ewo+PiArwqDCoMKgIHU2NCB0cmJzciA9IHJlYWRfc3lzcmVnX3MoU1lTX1RSQlNSX0VMMSk7Cj4+ ICsKPj4gK8KgwqDCoCByZXR1cm4gdHJic3IgJiBUUkJTUl9JUlE7Cj4+ICt9Cj4+ICsKPj4gK3N0 YXRpYyBpbmxpbmUgYm9vbCBpc190cmJlX3RyZyh2b2lkKQo+PiArewo+PiArwqDCoMKgIHU2NCB0 cmJzciA9IHJlYWRfc3lzcmVnX3MoU1lTX1RSQlNSX0VMMSk7Cj4+ICsKPj4gK8KgwqDCoCByZXR1 cm4gdHJic3IgJiBUUkJTUl9UUkc7Cj4+ICt9Cj4+ICsKPj4gK3N0YXRpYyBpbmxpbmUgYm9vbCBp c190cmJlX3dyYXAodm9pZCkKPj4gK3sKPj4gK8KgwqDCoCB1NjQgdHJic3IgPSByZWFkX3N5c3Jl Z19zKFNZU19UUkJTUl9FTDEpOwo+PiArCj4+ICvCoMKgwqAgcmV0dXJuIHRyYnNyICYgVFJCU1Jf V1JBUDsKPj4gK30KPj4gKwo+PiArc3RhdGljIGlubGluZSBib29sIGlzX3RyYmVfYWJvcnQodm9p ZCkKPj4gK3sKPj4gK8KgwqDCoCB1NjQgdHJic3IgPSByZWFkX3N5c3JlZ19zKFNZU19UUkJTUl9F TDEpOwo+PiArCj4+ICvCoMKgwqAgcmV0dXJuIHRyYnNyICYgVFJCU1JfQUJPUlQ7Cj4+ICt9Cj4+ ICsKPj4gK3N0YXRpYyBpbmxpbmUgYm9vbCBpc190cmJlX3J1bm5pbmcodm9pZCkKPj4gK3sKPj4g K8KgwqDCoCB1NjQgdHJic3IgPSByZWFkX3N5c3JlZ19zKFNZU19UUkJTUl9FTDEpOwo+PiArCj4+ ICvCoMKgwqAgcmV0dXJuICEodHJic3IgJiBUUkJTUl9TVE9QKTsKPj4gK30KPj4gKwo+IAo+IAo+ PiArc3RhdGljIGlubGluZSB2b2lkIHNldF90cmJlX3J1bm5pbmcodm9pZCkKPj4gK3sKPj4gK8Kg wqDCoCB1NjQgdHJic3IgPSByZWFkX3N5c3JlZ19zKFNZU19UUkJTUl9FTDEpOwo+PiArCj4+ICvC oMKgwqAgdHJic3IgJj0gflRSQlNSX1NUT1A7Cj4+ICvCoMKgwqAgd3JpdGVfc3lzcmVnX3ModHJi c3IsIFNZU19UUkJTUl9FTDEpOwo+PiArfQo+IAo+IFRoaXMgY291bGQgYmUgcmVtb3ZlZCBub3cu CgpEcm9wcGVkLgoKPiAKPj4gKwo+PiArc3RhdGljIGlubGluZSB2b2lkIHNldF90cmJlX3ZpcnR1 YWxfbW9kZSh2b2lkKQo+PiArewo+PiArwqDCoMKgIHU2NCB0cmJsaW1pdHIgPSByZWFkX3N5c3Jl Z19zKFNZU19UUkJMSU1JVFJfRUwxKTsKPj4gKwo+PiArwqDCoMKgIHRyYmxpbWl0ciAmPSB+VFJC TElNSVRSX05WTTsKPj4gK8KgwqDCoCB3cml0ZV9zeXNyZWdfcyh0cmJsaW1pdHIsIFNZU19UUkJM SU1JVFJfRUwxKTsKPj4gK30KPiAKPiBTYW1lIGhlcmUuCgpEcm9wcGVkLgoKPiAKPiAKPj4gKwo+ PiArI2RlZmluZSBUUkJFX1RSSUdfTU9ERV9TVE9QwqDCoMKgwqDCoMKgwqAgMAo+PiArI2RlZmlu ZSBUUkJFX1RSSUdfTU9ERV9JUlHCoMKgwqDCoMKgwqDCoCAxCj4+ICsjZGVmaW5lIFRSQkVfVFJJ R19NT0RFX0lHTk9SRcKgwqDCoMKgwqDCoMKgIDMKPj4gKwo+PiArI2RlZmluZSBUUkJFX0ZJTExf TU9ERV9GSUxMwqDCoMKgwqDCoMKgwqAgMAo+PiArI2RlZmluZSBUUkJFX0ZJTExfTU9ERV9XUkFQ wqDCoMKgwqDCoMKgwqAgMQo+PiArI2RlZmluZSBUUkJFX0ZJTExfTU9ERV9DSVJDVUxBUl9CVUZG RVLCoMKgwqAgMwo+PiArCj4+ICtzdGF0aWMgaW5saW5lIHZvaWQgc2V0X3RyYmVfZGlzYWJsZWQo dm9pZCkKPj4gK3sKPj4gK8KgwqDCoCB1NjQgdHJibGltaXRyID0gcmVhZF9zeXNyZWdfcyhTWVNf VFJCTElNSVRSX0VMMSk7Cj4+ICsKPj4gK8KgwqDCoCB0cmJsaW1pdHIgJj0gflRSQkxJTUlUUl9F TkFCTEU7Cj4+ICvCoMKgwqAgd3JpdGVfc3lzcmVnX3ModHJibGltaXRyLCBTWVNfVFJCTElNSVRS X0VMMSk7Cj4+ICt9Cj4+ICsKPj4gK3N0YXRpYyBpbmxpbmUgdm9pZCBzZXRfdHJiZV9lbmFibGVk KHZvaWQpCj4+ICt7Cj4+ICvCoMKgwqAgdTY0IHRyYmxpbWl0ciA9IHJlYWRfc3lzcmVnX3MoU1lT X1RSQkxJTUlUUl9FTDEpOwo+PiArCj4+ICvCoMKgwqAgdHJibGltaXRyIHw9IFRSQkxJTUlUUl9F TkFCTEU7Cj4+ICvCoMKgwqAgd3JpdGVfc3lzcmVnX3ModHJibGltaXRyLCBTWVNfVFJCTElNSVRS X0VMMSk7Cj4+ICt9Cj4gCj4gU2FtZSBhcyBhYm92ZS4KCkRyb3BwZWQuCgo+IAo+PiArCj4+ICtz dGF0aWMgaW5saW5lIGJvb2wgZ2V0X3RyYmVfZmxhZ191cGRhdGUodm9pZCkKPj4gK3sKPj4gK8Kg wqDCoCB1NjQgdHJiaWRyID0gcmVhZF9zeXNyZWdfcyhTWVNfVFJCSURSX0VMMSk7Cj4+ICsKPj4g K8KgwqDCoCByZXR1cm4gdHJiaWRyICYgVFJCSURSX0ZMQUc7Cj4+ICt9Cj4+ICsKPj4gK3N0YXRp YyBpbmxpbmUgYm9vbCBpc190cmJlX3Byb2dyYW1tYWJsZSh2b2lkKQo+PiArewo+PiArwqDCoMKg IHU2NCB0cmJpZHIgPSByZWFkX3N5c3JlZ19zKFNZU19UUkJJRFJfRUwxKTsKPj4gKwo+PiArwqDC oMKgIHJldHVybiAhKHRyYmlkciAmIFRSQklEUl9QUk9HKTsKPj4gK30KPj4gKwo+PiArc3RhdGlj IGlubGluZSBpbnQgZ2V0X3RyYmVfYWRkcmVzc19hbGlnbih2b2lkKQo+PiArewo+PiArwqDCoMKg IHU2NCB0cmJpZHIgPSByZWFkX3N5c3JlZ19zKFNZU19UUkJJRFJfRUwxKTsKPj4gKwo+PiArwqDC oMKgIHJldHVybiAodHJiaWRyID4+IFRSQklEUl9BTElHTl9TSElGVCkgJiBUUkJJRFJfQUxJR05f TUFTSzsKPj4gK30KPj4gKwo+IAo+IFNpbWlsYXIgY29tbWVudCB0byB0aGUgVFJCU1IgcmVhZCBv biBlYWNoIG9mIHRoZXNlIGZ1bmN0aW9ucy4gVGhleQo+IGFsbCBhcmUgb25seSBjYWxsZWQgZnJv bSBhIHNpbmdsZSBmdW5jdGlvbi4gSXQgbWF5IG1ha2Ugc2Vuc2UgdG8KPiByZWFkIG9uY2UgYW5k IHBhc3MgdGhlIHZhbHVlLgoKQ2hhbmdlZCBpc190cmJlX3Byb2dyYW1tYWJsZSgpLCBnZXRfdHJi ZV9hZGRyZXNzX2FsaWduKCkgYW5kCmdldF90cmJlX2ZsYWdfdXBkYXRlKCkgdG8gYWNjZXB0IGEg cHJldmlvdXNseSByZWFkIFRSQklEUiByZWdpc3Rlci4KCj4gCj4+ICtzdGF0aWMgaW5saW5lIHVu c2lnbmVkIGxvbmcgZ2V0X3RyYmVfd3JpdGVfcG9pbnRlcih2b2lkKQo+PiArewo+PiArwqDCoMKg IHU2NCB0cmJwdHIgPSByZWFkX3N5c3JlZ19zKFNZU19UUkJQVFJfRUwxKTsKPj4gK8KgwqDCoCB1 bnNpZ25lZCBsb25nIGFkZHIgPSAodHJicHRyID4+IFRSQlBUUl9QVFJfU0hJRlQpICYgVFJCUFRS X1BUUl9NQVNLOwo+PiArCj4+ICvCoMKgwqAgcmV0dXJuIGFkZHI7Cj4+ICt9Cj4+ICsKPj4gK3N0 YXRpYyBpbmxpbmUgdm9pZCBzZXRfdHJiZV93cml0ZV9wb2ludGVyKHVuc2lnbmVkIGxvbmcgYWRk cikKPj4gK3sKPj4gK8KgwqDCoCBXQVJOX09OKGlzX3RyYmVfZW5hYmxlZCgpKTsKPj4gK8KgwqDC oCBhZGRyID0gKGFkZHIgPj4gVFJCUFRSX1BUUl9TSElGVCkgJiBUUkJQVFJfUFRSX01BU0s7Cj4+ ICvCoMKgwqAgd3JpdGVfc3lzcmVnX3MoYWRkciwgU1lTX1RSQlBUUl9FTDEpOwo+PiArfQo+PiAr Cj4+ICtzdGF0aWMgaW5saW5lIHVuc2lnbmVkIGxvbmcgZ2V0X3RyYmVfbGltaXRfcG9pbnRlcih2 b2lkKQo+PiArewo+PiArwqDCoMKgIHU2NCB0cmJsaW1pdHIgPSByZWFkX3N5c3JlZ19zKFNZU19U UkJMSU1JVFJfRUwxKTsKPj4gK8KgwqDCoCB1bnNpZ25lZCBsb25nIGxpbWl0ID0gKHRyYmxpbWl0 ciA+PiBUUkJMSU1JVFJfTElNSVRfU0hJRlQpICYgVFJCTElNSVRSX0xJTUlUX01BU0s7Cj4+ICvC oMKgwqAgdW5zaWduZWQgbG9uZyBhZGRyID0gbGltaXQgPDwgVFJCTElNSVRSX0xJTUlUX1NISUZU Owo+PiArCj4+ICvCoMKgwqAgV0FSTl9PTighSVNfQUxJR05FRChhZGRyLCBQQUdFX1NJWkUpKTsK Pj4gK8KgwqDCoCByZXR1cm4gYWRkcjsKPj4gK30KPiAKPj4gKwo+PiArc3RhdGljIGlubGluZSB2 b2lkIHNldF90cmJlX2xpbWl0X3BvaW50ZXIodW5zaWduZWQgbG9uZyBhZGRyKQo+PiArewo+PiAr wqDCoMKgIHU2NCB0cmJsaW1pdHIgPSByZWFkX3N5c3JlZ19zKFNZU19UUkJMSU1JVFJfRUwxKTsK Pj4gKwo+PiArwqDCoMKgIFdBUk5fT04oaXNfdHJiZV9lbmFibGVkKCkpOwo+PiArwqDCoMKgIFdB Uk5fT04oIUlTX0FMSUdORUQoYWRkciwgKDFVTCA8PCBUUkJMSU1JVFJfTElNSVRfU0hJRlQpKSk7 Cj4+ICvCoMKgwqAgV0FSTl9PTighSVNfQUxJR05FRChhZGRyLCBQQUdFX1NJWkUpKTsKPj4gK8Kg wqDCoCB0cmJsaW1pdHIgJj0gfihUUkJMSU1JVFJfTElNSVRfTUFTSyA8PCBUUkJMSU1JVFJfTElN SVRfU0hJRlQpOwo+PiArwqDCoMKgIHRyYmxpbWl0ciB8PSAoYWRkciAmIFBBR0VfTUFTSyk7Cj4+ ICvCoMKgwqAgd3JpdGVfc3lzcmVnX3ModHJibGltaXRyLCBTWVNfVFJCTElNSVRSX0VMMSk7Cj4+ ICt9Cj4gCj4gUmVtb3ZlIHRoZSB1bnVzZWQgZnVuY3Rpb24uCgpSZW1vdmVkLgoKX19fX19fX19f X19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX18KbGludXgtYXJtLWtlcm5lbCBt YWlsaW5nIGxpc3QKbGludXgtYXJtLWtlcm5lbEBsaXN0cy5pbmZyYWRlYWQub3JnCmh0dHA6Ly9s aXN0cy5pbmZyYWRlYWQub3JnL21haWxtYW4vbGlzdGluZm8vbGludXgtYXJtLWtlcm5lbAo=