All of lore.kernel.org
 help / color / mirror / Atom feed
From: Marcel Apfelbaum <marcel@redhat.com>
To: "Michael S. Tsirkin" <mst@redhat.com>
Cc: Laszlo Ersek <lersek@redhat.com>,
	Aleksandr Bezzubikov <zuban32s@gmail.com>,
	kraxel@redhat.com, seabios@seabios.org, kevin@koconnor.net,
	qemu-devel@nongnu.org, konrad.wilk@oracle.com
Subject: Re: [Qemu-devel] [RFC PATCH v2 0/4] Allow RedHat PCI bridges reserve more buses than necessary during init
Date: Thu, 27 Jul 2017 21:24:31 +0300	[thread overview]
Message-ID: <45010fd7-09d4-c2c2-6ce6-4b2ace9004c2@redhat.com> (raw)
In-Reply-To: <20170726214852-mutt-send-email-mst@kernel.org>

On 26/07/2017 21:49, Michael S. Tsirkin wrote:
> On Wed, Jul 26, 2017 at 07:22:42PM +0300, Marcel Apfelbaum wrote:
>> On 26/07/2017 18:20, Laszlo Ersek wrote:
>>> On 07/26/17 08:48, Marcel Apfelbaum wrote:
>>>> On 25/07/2017 18:46, Laszlo Ersek wrote:
>>>
>>> [snip]
>>>
>>>>> (2) Bus range reservation, and hotplugging bridges. What's the
>>>>> motivation? Our recommendations in "docs/pcie.txt" suggest flat
>>>>> hierarchies.
>>>>>
>>>>
>>>> It remains flat. You have one single PCIE-PCI bridge plugged
>>>> into a PCIe Root Port, no deep nesting.
>>>>
>>>> The reason is to be able to support legacy PCI devices without
>>>> "committing" with a DMI-PCI bridge in advance. (Keep Q35 without)
>>>> legacy hw.
>>>>
>>>> The only way to support PCI devices in Q35 is to have them cold-plugged
>>>> into the pcie.0 bus, which is good, but not enough for expanding the
>>>> Q35 usability in order to make it eventually the default
>>>> QEMU x86 machine (I know this is another discussion and I am in
>>>> minority, at least for now).
>>>>
>>>> The plan is:
>>>> Start Q35 machine as usual, but one of the PCIe Root Ports includes
>>>> hints for firmware needed t support legacy PCI devices. (IO Ports range,
>>>> extra bus,...)
>>>>
>>>> Once a pci device is needed you have 2 options:
>>>> 1. Plug a PCIe-PCI bridge into a PCIe Root Port and the PCI device
>>>>      in the bridge.
>>>> 2. Hotplug a PCIe-PCI bridge into a PCIe Root Port and then hotplug
>>>>      a PCI device into the bridge.
>>>
>>
>> Hi Laszlo,
>>
>>> Thank you for the explanation, it makes the intent a lot clearer.
>>>
>>> However, what does the hot-pluggability of the PCIe-PCI bridge buy us?
>>> In other words, what does it buy us when we do not add the PCIe-PCI
>>> bridge immediately at guest startup, as an integrated device?
>>>   > Why is it a problem to "commit" in advance? I understand that we might
>>> not like the DMI-PCI bridge (due to it being legacy), but what speaks
>>> against cold-plugging the PCIe-PCI bridge either as an integrated device
>>> in pcie.0 (assuming that is permitted), or cold-plugging the PCIe-PCI
>>> bridge in a similarly cold-plugged PCIe root port?
>>>
>>
>> We want to keep Q35 clean, and for most cases we don't want any
>> legacy PCI stuff if not especially required.
> 
> BTW, what are the PCI devices that we actually need?
> 

Is not about what we need, if Q35 will become a "transition" machine,
any existing emulated PCI device is fair game, since we would
want to run on Q35 also pc configurations.

Thanks,
Marcel

      reply	other threads:[~2017-07-27 18:24 UTC|newest]

Thread overview: 26+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2017-07-22 22:11 [Qemu-devel] [RFC PATCH v2 0/4] Allow RedHat PCI bridges reserve more buses than necessary during init Aleksandr Bezzubikov
2017-07-22 22:11 ` [Qemu-devel] [RFC PATCH v2 1/4] pci: refactor pci_find_capapibilty to get bdf as the first argument instead of the whole pci_device Aleksandr Bezzubikov
2017-07-23 16:04   ` Marcel Apfelbaum
2017-07-23 16:24   ` Kevin O'Connor
2017-07-22 22:11 ` [Qemu-devel] [RFC PATCH v2 2/4] pci: add RedHat vendor ID Aleksandr Bezzubikov
2017-07-23 16:05   ` Marcel Apfelbaum
2017-07-22 22:11 ` [Qemu-devel] [RFC PATCH v2 3/4] pci: add QEMU-specific PCI capability structure Aleksandr Bezzubikov
2017-07-23  2:44   ` Michael S. Tsirkin
2017-07-23 16:12     ` Alexander Bezzubikov
2017-07-23 16:30   ` Kevin O'Connor
2017-07-23 16:47     ` Alexander Bezzubikov
2017-07-22 22:11 ` [Qemu-devel] [RFC PATCH v2 4/4] pci: enable RedHat PCI bridges to reserve additional buses on PCI init Aleksandr Bezzubikov
2017-07-23  2:49   ` Michael S. Tsirkin
2017-07-23 16:43     ` Alexander Bezzubikov
2017-07-23 19:44       ` Alexander Bezzubikov
2017-07-24  9:42         ` Gerd Hoffmann
2017-07-24 14:39           ` Alexander Bezzubikov
2017-07-24 14:55             ` Marcel Apfelbaum
2017-07-25 15:46 ` [Qemu-devel] [RFC PATCH v2 0/4] Allow RedHat PCI bridges reserve more buses than necessary during init Laszlo Ersek
2017-07-26  6:48   ` Marcel Apfelbaum
2017-07-26 15:20     ` Laszlo Ersek
2017-07-26 16:22       ` Marcel Apfelbaum
2017-07-26 18:31         ` Laszlo Ersek
2017-07-27 18:18           ` Marcel Apfelbaum
2017-07-26 18:49         ` Michael S. Tsirkin
2017-07-27 18:24           ` Marcel Apfelbaum [this message]

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=45010fd7-09d4-c2c2-6ce6-4b2ace9004c2@redhat.com \
    --to=marcel@redhat.com \
    --cc=kevin@koconnor.net \
    --cc=konrad.wilk@oracle.com \
    --cc=kraxel@redhat.com \
    --cc=lersek@redhat.com \
    --cc=mst@redhat.com \
    --cc=qemu-devel@nongnu.org \
    --cc=seabios@seabios.org \
    --cc=zuban32s@gmail.com \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.