From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-10.2 required=3.0 tests=BAYES_00, HEADER_FROM_DIFFERENT_DOMAINS,INCLUDES_CR_TRAILER,MAILING_LIST_MULTI, NICE_REPLY_A,SPF_HELO_NONE,SPF_PASS,URIBL_BLOCKED,USER_AGENT_SANE_1 autolearn=unavailable autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id 6E1DFC48BC2 for ; Thu, 24 Jun 2021 02:16:03 +0000 (UTC) Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by mail.kernel.org (Postfix) with ESMTP id 4C702613AB for ; Thu, 24 Jun 2021 02:16:03 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S229758AbhFXCSU (ORCPT ); Wed, 23 Jun 2021 22:18:20 -0400 Received: from regular1.263xmail.com ([211.150.70.203]:49506 "EHLO regular1.263xmail.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S229774AbhFXCSU (ORCPT ); Wed, 23 Jun 2021 22:18:20 -0400 X-Greylist: delayed 423 seconds by postgrey-1.27 at vger.kernel.org; Wed, 23 Jun 2021 22:18:19 EDT Received: from localhost (unknown [192.168.167.13]) by regular1.263xmail.com (Postfix) with ESMTP id 96C05952; Thu, 24 Jun 2021 10:08:57 +0800 (CST) X-MAIL-GRAY: 0 X-MAIL-DELIVERY: 1 X-ADDR-CHECKED4: 1 X-SKE-CHECKED: 1 X-ABS-CHECKED: 1 X-ANTISPAM-LEVEL: 2 Received: from [192.168.31.83] (unknown [58.22.7.114]) by smtp.263.net (postfix) whith ESMTP id P30156T139873822422784S1624500535775272_; Thu, 24 Jun 2021 10:08:57 +0800 (CST) X-IP-DOMAINF: 1 X-UNIQUE-TAG: X-RL-SENDER: xxm@rock-chips.com X-SENDER: xxm@rock-chips.com X-LOGIN-NAME: xxm@rock-chips.com X-FST-TO: shawn.lin@rock-chips.com X-RCPT-COUNT: 13 X-SENDER-IP: 58.22.7.114 X-ATTACHMENT-NUM: 0 X-System-Flag: 0 Subject: Re: [PATCH v9 2/2] PCI: rockchip: Add Rockchip RK356X host controller driver To: Lorenzo Pieralisi , pali@kernel.org Cc: Bjorn Helgaas , linux-pci@vger.kernel.org, linux-rockchip@lists.infradead.org, devicetree@vger.kernel.org, robh+dt@kernel.org, Johan Jonker , Heiko Stuebner , Peter Geis , Kever Yang , kernel test robot , Shawn Lin References: <20210506023448.169146-1-xxm@rock-chips.com> <20210506023544.169196-1-xxm@rock-chips.com> <20210623143333.GA15104@lpieralisi> From: xxm Message-ID: <46b3f277-2bde-321d-b616-3f3b41259e4d@rock-chips.com> Date: Thu, 24 Jun 2021 10:08:54 +0800 User-Agent: Mozilla/5.0 (Windows NT 10.0; Win64; x64; rv:78.0) Gecko/20100101 Thunderbird/78.11.0 MIME-Version: 1.0 In-Reply-To: <20210623143333.GA15104@lpieralisi> Content-Type: text/plain; charset=UTF-8; format=flowed Content-Transfer-Encoding: 8bit Precedence: bulk List-ID: X-Mailing-List: devicetree@vger.kernel.org Hi， 在 2021/6/23 22:33, Lorenzo Pieralisi 写道: > [+Pali] > > On Thu, May 06, 2021 at 10:35:44AM +0800, Simon Xue wrote: >> Add a driver for the DesignWare-based PCIe controller found on >> RK356X. The existing pcie-rockchip-host driver is only used for >> the Rockchip-designed IP found on RK3399. >> >> Tested-by: Peter Geis >> Reviewed-by: Kever Yang >> Reported-by: kernel test robot > I will remove this tag - it does not make sense on a patch adding > a new driver. > > [...] > >> +static int rockchip_pcie_start_link(struct dw_pcie *pci) >> +{ >> + struct rockchip_pcie *rockchip = to_rockchip_pcie(pci); >> + >> + /* Reset device */ >> + gpiod_set_value_cansleep(rockchip->rst_gpio, 0); >> + >> + rockchip_pcie_enable_ltssm(rockchip); >> + >> + /* >> + * PCIe requires the refclk to be stable for 100µs prior to releasing >> + * PERST. See table 2-4 in section 2.6.2 AC Specifications of the PCI >> + * Express Card Electromechanical Specification, 1.1. However, we don't >> + * know if the refclk is coming from RC's PHY or external OSC. If it's >> + * from RC, so enabling LTSSM is the just right place to release #PERST. >> + * We need more extra time as before, rather than setting just >> + * 100us as we don't know how long should the device need to reset. >> + */ >> + msleep(100); > Any rationale behind the time chosen ? We found some device need about 30ms, so 100ms here just leave more room for other devices. > Ongoing discussion: > > https://lore.kernel.org/linux-pci/20210531090540.2663171-1-luca@lucaceresoli.net > > Lorenzo > >> + gpiod_set_value_cansleep(rockchip->rst_gpio, 1); >> + >> + return 0; >> +} >> + >> +static int rockchip_pcie_host_init(struct pcie_port *pp) >> +{ >> + struct dw_pcie *pci = to_dw_pcie_from_pp(pp); >> + struct rockchip_pcie *rockchip = to_rockchip_pcie(pci); >> + u32 val; >> + >> + /* LTSSM enable control mode */ >> + val = rockchip_pcie_readl_apb(rockchip, PCIE_CLIENT_HOT_RESET_CTRL); >> + val |= PCIE_LTSSM_ENABLE_ENHANCE | (PCIE_LTSSM_ENABLE_ENHANCE << 16); >> + rockchip_pcie_writel_apb(rockchip, val, PCIE_CLIENT_HOT_RESET_CTRL); >> + >> + rockchip_pcie_writel_apb(rockchip, PCIE_CLIENT_RC_MODE, >> + PCIE_CLIENT_GENERAL_CONTROL); >> + >> + return 0; >> +} >> + >> +static const struct dw_pcie_host_ops rockchip_pcie_host_ops = { >> + .host_init = rockchip_pcie_host_init, >> +}; >> + >> +static int rockchip_pcie_clk_init(struct rockchip_pcie *rockchip) >> +{ >> + struct device *dev = rockchip->pci.dev; >> + int ret; >> + >> + ret = devm_clk_bulk_get_all(dev, &rockchip->clks); >> + if (ret < 0) >> + return ret; >> + >> + rockchip->clk_cnt = ret; >> + >> + return clk_bulk_prepare_enable(rockchip->clk_cnt, rockchip->clks); >> +} >> + >> +static int rockchip_pcie_resource_get(struct platform_device *pdev, >> + struct rockchip_pcie *rockchip) >> +{ >> + rockchip->apb_base = devm_platform_ioremap_resource_byname(pdev, "apb"); >> + if (IS_ERR(rockchip->apb_base)) >> + return PTR_ERR(rockchip->apb_base); >> + >> + rockchip->rst_gpio = devm_gpiod_get_optional(&pdev->dev, "reset", >> + GPIOD_OUT_HIGH); >> + if (IS_ERR(rockchip->rst_gpio)) >> + return PTR_ERR(rockchip->rst_gpio); >> + >> + return 0; >> +} >> + >> +static int rockchip_pcie_phy_init(struct rockchip_pcie *rockchip) >> +{ >> + struct device *dev = rockchip->pci.dev; >> + int ret; >> + >> + rockchip->phy = devm_phy_get(dev, "pcie-phy"); >> + if (IS_ERR(rockchip->phy)) >> + return dev_err_probe(dev, PTR_ERR(rockchip->phy), >> + "missing PHY\n"); >> + >> + ret = phy_init(rockchip->phy); >> + if (ret < 0) >> + return ret; >> + >> + ret = phy_power_on(rockchip->phy); >> + if (ret) >> + phy_exit(rockchip->phy); >> + >> + return ret; >> +} >> + >> +static void rockchip_pcie_phy_deinit(struct rockchip_pcie *rockchip) >> +{ >> + phy_exit(rockchip->phy); >> + phy_power_off(rockchip->phy); >> +} >> + >> +static int rockchip_pcie_reset_control_release(struct rockchip_pcie *rockchip) >> +{ >> + struct device *dev = rockchip->pci.dev; >> + >> + rockchip->rst = devm_reset_control_array_get_exclusive(dev); >> + if (IS_ERR(rockchip->rst)) >> + return dev_err_probe(dev, PTR_ERR(rockchip->rst), >> + "failed to get reset lines\n"); >> + >> + return reset_control_deassert(rockchip->rst); >> +} >> + >> +static const struct dw_pcie_ops dw_pcie_ops = { >> + .link_up = rockchip_pcie_link_up, >> + .start_link = rockchip_pcie_start_link, >> +}; >> + >> +static int rockchip_pcie_probe(struct platform_device *pdev) >> +{ >> + struct device *dev = &pdev->dev; >> + struct rockchip_pcie *rockchip; >> + struct pcie_port *pp; >> + int ret; >> + >> + rockchip = devm_kzalloc(dev, sizeof(*rockchip), GFP_KERNEL); >> + if (!rockchip) >> + return -ENOMEM; >> + >> + platform_set_drvdata(pdev, rockchip); >> + >> + rockchip->pci.dev = dev; >> + rockchip->pci.ops = &dw_pcie_ops; >> + >> + pp = &rockchip->pci.pp; >> + pp->ops = &rockchip_pcie_host_ops; >> + >> + ret = rockchip_pcie_resource_get(pdev, rockchip); >> + if (ret) >> + return ret; >> + >> + /* DON'T MOVE ME: must be enable before PHY init */ >> + rockchip->vpcie3v3 = devm_regulator_get_optional(dev, "vpcie3v3"); >> + if (IS_ERR(rockchip->vpcie3v3)) >> + if (PTR_ERR(rockchip->vpcie3v3) != -ENODEV) >> + return dev_err_probe(dev, PTR_ERR(rockchip->vpcie3v3), >> + "failed to get vpcie3v3 regulator\n"); >> + >> + ret = regulator_enable(rockchip->vpcie3v3); >> + if (ret) { >> + dev_err(dev, "failed to enable vpcie3v3 regulator\n"); >> + return ret; >> + } >> + >> + ret = rockchip_pcie_phy_init(rockchip); >> + if (ret) >> + goto disable_regulator; >> + >> + ret = rockchip_pcie_reset_control_release(rockchip); >> + if (ret) >> + goto deinit_phy; >> + >> + ret = rockchip_pcie_clk_init(rockchip); >> + if (ret) >> + goto deinit_phy; >> + >> + ret = dw_pcie_host_init(pp); >> + if (!ret) >> + return 0; >> + >> + clk_bulk_disable_unprepare(rockchip->clk_cnt, rockchip->clks); >> +deinit_phy: >> + rockchip_pcie_phy_deinit(rockchip); >> +disable_regulator: >> + regulator_disable(rockchip->vpcie3v3); >> + >> + return ret; >> +} >> + >> +static const struct of_device_id rockchip_pcie_of_match[] = { >> + { .compatible = "rockchip,rk3568-pcie", }, >> + {}, >> +}; >> + >> +static struct platform_driver rockchip_pcie_driver = { >> + .driver = { >> + .name = "rockchip-dw-pcie", >> + .of_match_table = rockchip_pcie_of_match, >> + .suppress_bind_attrs = true, >> + }, >> + .probe = rockchip_pcie_probe, >> +}; >> +builtin_platform_driver(rockchip_pcie_driver); >> -- >> 2.25.1 >> >> >> > > From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-10.6 required=3.0 tests=BAYES_00,DKIMWL_WL_HIGH, DKIM_SIGNED,DKIM_VALID,HEADER_FROM_DIFFERENT_DOMAINS,INCLUDES_CR_TRAILER, MAILING_LIST_MULTI,NICE_REPLY_A,SPF_HELO_NONE,SPF_PASS,URIBL_BLOCKED, USER_AGENT_SANE_1 autolearn=ham autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id 4CDAAC48BC2 for ; Thu, 24 Jun 2021 02:09:21 +0000 (UTC) Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by mail.kernel.org (Postfix) with ESMTPS id B916260241 for ; Thu, 24 Jun 2021 02:09:20 +0000 (UTC) DMARC-Filter: OpenDMARC Filter v1.3.2 mail.kernel.org B916260241 Authentication-Results: mail.kernel.org; dmarc=none (p=none dis=none) header.from=rock-chips.com Authentication-Results: mail.kernel.org; spf=none smtp.mailfrom=linux-rockchip-bounces+linux-rockchip=archiver.kernel.org@lists.infradead.org DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20210309; h=Sender:Content-Type: Content-Transfer-Encoding:List-Subscribe:List-Help:List-Post:List-Archive: List-Unsubscribe:List-Id:In-Reply-To:MIME-Version:Date:Message-ID:From: References:Cc:To:Subject:Reply-To:Content-ID:Content-Description:Resent-Date: Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID:List-Owner; bh=Y5/TSdj1h6Jn3e4DW4JkNCAF/6vcHREoqYl0FKZ4M1A=; b=wKtqi58F2wvNWuA4qNxj6AOf+P DEVUWz15YPcjxmCXnEYoXQUwIU6DxYG+O1C/Ut6+K0CKpDRYUmiofOh9A+tg5SOZm+S9HdRkejiYw mesmfoKdI6mh28Dsvf5l25NRqIk+yAtcpU+nCo2oH7/+7KacXC2Dr8TVbXGps3PQ7pVV9wCNUrjA/ BdD4EfE7qop+R8SAoUXaIPARCCPHlU4nSWu0/nVASpX+jdeNsPD3SVRaxyFtOpJR4YbYEdeU4SHT0 5iQ1KoRBpZPUJio2vnBeFU6CYMazN3ED4wfqe6L4mswBXvTiL7sbujMTJtguqmTax6Sn0AUNCfSRS 74kg969A==; Received: from localhost ([::1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.94.2 #2 (Red Hat Linux)) id 1lwEnq-00COio-HL; Thu, 24 Jun 2021 02:09:14 +0000 Received: from regular1.263xmail.com ([211.150.70.203]) by bombadil.infradead.org with esmtps (Exim 4.94.2 #2 (Red Hat Linux)) id 1lwEnm-00COi5-TW for linux-rockchip@lists.infradead.org; Thu, 24 Jun 2021 02:09:13 +0000 Received: from localhost (unknown [192.168.167.13]) by regular1.263xmail.com (Postfix) with ESMTP id 96C05952; Thu, 24 Jun 2021 10:08:57 +0800 (CST) X-MAIL-GRAY: 0 X-MAIL-DELIVERY: 1 X-ADDR-CHECKED4: 1 X-SKE-CHECKED: 1 X-ABS-CHECKED: 1 X-ANTISPAM-LEVEL: 2 Received: from [192.168.31.83] (unknown [58.22.7.114]) by smtp.263.net (postfix) whith ESMTP id P30156T139873822422784S1624500535775272_; Thu, 24 Jun 2021 10:08:57 +0800 (CST) X-IP-DOMAINF: 1 X-UNIQUE-TAG: X-RL-SENDER: xxm@rock-chips.com X-SENDER: xxm@rock-chips.com X-LOGIN-NAME: xxm@rock-chips.com X-FST-TO: shawn.lin@rock-chips.com X-RCPT-COUNT: 13 X-SENDER-IP: 58.22.7.114 X-ATTACHMENT-NUM: 0 X-System-Flag: 0 Subject: Re: [PATCH v9 2/2] PCI: rockchip: Add Rockchip RK356X host controller driver To: Lorenzo Pieralisi , pali@kernel.org Cc: Bjorn Helgaas , linux-pci@vger.kernel.org, linux-rockchip@lists.infradead.org, devicetree@vger.kernel.org, robh+dt@kernel.org, Johan Jonker , Heiko Stuebner , Peter Geis , Kever Yang , kernel test robot , Shawn Lin References: <20210506023448.169146-1-xxm@rock-chips.com> <20210506023544.169196-1-xxm@rock-chips.com> <20210623143333.GA15104@lpieralisi> From: xxm Message-ID: <46b3f277-2bde-321d-b616-3f3b41259e4d@rock-chips.com> Date: Thu, 24 Jun 2021 10:08:54 +0800 User-Agent: Mozilla/5.0 (Windows NT 10.0; Win64; x64; rv:78.0) Gecko/20100101 Thunderbird/78.11.0 MIME-Version: 1.0 In-Reply-To: <20210623143333.GA15104@lpieralisi> X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20210623_190911_336683_EEC2C7CE X-CRM114-Status: GOOD ( 22.20 ) X-BeenThere: linux-rockchip@lists.infradead.org X-Mailman-Version: 2.1.34 Precedence: list List-Id: Upstream kernel work for Rockchip platforms List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Content-Transfer-Encoding: base64 Content-Type: text/plain; charset="utf-8"; Format="flowed" Sender: "Linux-rockchip" Errors-To: linux-rockchip-bounces+linux-rockchip=archiver.kernel.org@lists.infradead.org SGnvvIwKCuWcqCAyMDIxLzYvMjMgMjI6MzMsIExvcmVuem8gUGllcmFsaXNpIOWGmemBkzoKPiBb K1BhbGldCj4KPiBPbiBUaHUsIE1heSAwNiwgMjAyMSBhdCAxMDozNTo0NEFNICswODAwLCBTaW1v biBYdWUgd3JvdGU6Cj4+IEFkZCBhIGRyaXZlciBmb3IgdGhlIERlc2lnbldhcmUtYmFzZWQgUENJ ZSBjb250cm9sbGVyIGZvdW5kIG9uCj4+IFJLMzU2WC4gVGhlIGV4aXN0aW5nIHBjaWUtcm9ja2No aXAtaG9zdCBkcml2ZXIgaXMgb25seSB1c2VkIGZvcgo+PiB0aGUgUm9ja2NoaXAtZGVzaWduZWQg SVAgZm91bmQgb24gUkszMzk5Lgo+Pgo+PiBUZXN0ZWQtYnk6IFBldGVyIEdlaXMgPHBnd2lwZW91 dEBnbWFpbC5jb20+Cj4+IFJldmlld2VkLWJ5OiBLZXZlciBZYW5nIDxrZXZlci55YW5nQHJvY2st Y2hpcHMuY29tPgo+PiBSZXBvcnRlZC1ieToga2VybmVsIHRlc3Qgcm9ib3QgPGxrcEBpbnRlbC5j b20+Cj4gSSB3aWxsIHJlbW92ZSB0aGlzIHRhZyAtIGl0IGRvZXMgbm90IG1ha2Ugc2Vuc2Ugb24g YSBwYXRjaCBhZGRpbmcKPiBhIG5ldyBkcml2ZXIuCj4KPiBbLi4uXQo+Cj4+ICtzdGF0aWMgaW50 IHJvY2tjaGlwX3BjaWVfc3RhcnRfbGluayhzdHJ1Y3QgZHdfcGNpZSAqcGNpKQo+PiArewo+PiAr CXN0cnVjdCByb2NrY2hpcF9wY2llICpyb2NrY2hpcCA9IHRvX3JvY2tjaGlwX3BjaWUocGNpKTsK Pj4gKwo+PiArCS8qIFJlc2V0IGRldmljZSAqLwo+PiArCWdwaW9kX3NldF92YWx1ZV9jYW5zbGVl cChyb2NrY2hpcC0+cnN0X2dwaW8sIDApOwo+PiArCj4+ICsJcm9ja2NoaXBfcGNpZV9lbmFibGVf bHRzc20ocm9ja2NoaXApOwo+PiArCj4+ICsJLyoKPj4gKwkgKiBQQ0llIHJlcXVpcmVzIHRoZSBy ZWZjbGsgdG8gYmUgc3RhYmxlIGZvciAxMDDCtXMgcHJpb3IgdG8gcmVsZWFzaW5nCj4+ICsJICog UEVSU1QuIFNlZSB0YWJsZSAyLTQgaW4gc2VjdGlvbiAyLjYuMiBBQyBTcGVjaWZpY2F0aW9ucyBv ZiB0aGUgUENJCj4+ICsJICogRXhwcmVzcyBDYXJkIEVsZWN0cm9tZWNoYW5pY2FsIFNwZWNpZmlj YXRpb24sIDEuMS4gSG93ZXZlciwgd2UgZG9uJ3QKPj4gKwkgKiBrbm93IGlmIHRoZSByZWZjbGsg aXMgY29taW5nIGZyb20gUkMncyBQSFkgb3IgZXh0ZXJuYWwgT1NDLiBJZiBpdCdzCj4+ICsJICog ZnJvbSBSQywgc28gZW5hYmxpbmcgTFRTU00gaXMgdGhlIGp1c3QgcmlnaHQgcGxhY2UgdG8gcmVs ZWFzZSAjUEVSU1QuCj4+ICsJICogV2UgbmVlZCBtb3JlIGV4dHJhIHRpbWUgYXMgYmVmb3JlLCBy YXRoZXIgdGhhbiBzZXR0aW5nIGp1c3QKPj4gKwkgKiAxMDB1cyBhcyB3ZSBkb24ndCBrbm93IGhv dyBsb25nIHNob3VsZCB0aGUgZGV2aWNlIG5lZWQgdG8gcmVzZXQuCj4+ICsJICovCj4+ICsJbXNs ZWVwKDEwMCk7Cj4gQW55IHJhdGlvbmFsZSBiZWhpbmQgdGhlIHRpbWUgY2hvc2VuID8KV2UgZm91 bmQgc29tZSBkZXZpY2UgbmVlZCBhYm91dCAzMG1zLCBzbyAxMDBtcyBoZXJlIGp1c3QgbGVhdmUg bW9yZSByb29tIApmb3Igb3RoZXIgZGV2aWNlcy4KPiBPbmdvaW5nIGRpc2N1c3Npb246Cj4KPiBo dHRwczovL2xvcmUua2VybmVsLm9yZy9saW51eC1wY2kvMjAyMTA1MzEwOTA1NDAuMjY2MzE3MS0x LWx1Y2FAbHVjYWNlcmVzb2xpLm5ldAo+Cj4gTG9yZW56bwo+Cj4+ICsJZ3Bpb2Rfc2V0X3ZhbHVl X2NhbnNsZWVwKHJvY2tjaGlwLT5yc3RfZ3BpbywgMSk7Cj4+ICsKPj4gKwlyZXR1cm4gMDsKPj4g K30KPj4gKwo+PiArc3RhdGljIGludCByb2NrY2hpcF9wY2llX2hvc3RfaW5pdChzdHJ1Y3QgcGNp ZV9wb3J0ICpwcCkKPj4gK3sKPj4gKwlzdHJ1Y3QgZHdfcGNpZSAqcGNpID0gdG9fZHdfcGNpZV9m cm9tX3BwKHBwKTsKPj4gKwlzdHJ1Y3Qgcm9ja2NoaXBfcGNpZSAqcm9ja2NoaXAgPSB0b19yb2Nr Y2hpcF9wY2llKHBjaSk7Cj4+ICsJdTMyIHZhbDsKPj4gKwo+PiArCS8qIExUU1NNIGVuYWJsZSBj b250cm9sIG1vZGUgKi8KPj4gKwl2YWwgPSByb2NrY2hpcF9wY2llX3JlYWRsX2FwYihyb2NrY2hp cCwgUENJRV9DTElFTlRfSE9UX1JFU0VUX0NUUkwpOwo+PiArCXZhbCB8PSBQQ0lFX0xUU1NNX0VO QUJMRV9FTkhBTkNFIHwgKFBDSUVfTFRTU01fRU5BQkxFX0VOSEFOQ0UgPDwgMTYpOwo+PiArCXJv Y2tjaGlwX3BjaWVfd3JpdGVsX2FwYihyb2NrY2hpcCwgdmFsLCBQQ0lFX0NMSUVOVF9IT1RfUkVT RVRfQ1RSTCk7Cj4+ICsKPj4gKwlyb2NrY2hpcF9wY2llX3dyaXRlbF9hcGIocm9ja2NoaXAsIFBD SUVfQ0xJRU5UX1JDX01PREUsCj4+ICsJCQkJIFBDSUVfQ0xJRU5UX0dFTkVSQUxfQ09OVFJPTCk7 Cj4+ICsKPj4gKwlyZXR1cm4gMDsKPj4gK30KPj4gKwo+PiArc3RhdGljIGNvbnN0IHN0cnVjdCBk d19wY2llX2hvc3Rfb3BzIHJvY2tjaGlwX3BjaWVfaG9zdF9vcHMgPSB7Cj4+ICsJLmhvc3RfaW5p dCA9IHJvY2tjaGlwX3BjaWVfaG9zdF9pbml0LAo+PiArfTsKPj4gKwo+PiArc3RhdGljIGludCBy b2NrY2hpcF9wY2llX2Nsa19pbml0KHN0cnVjdCByb2NrY2hpcF9wY2llICpyb2NrY2hpcCkKPj4g K3sKPj4gKwlzdHJ1Y3QgZGV2aWNlICpkZXYgPSByb2NrY2hpcC0+cGNpLmRldjsKPj4gKwlpbnQg cmV0Owo+PiArCj4+ICsJcmV0ID0gZGV2bV9jbGtfYnVsa19nZXRfYWxsKGRldiwgJnJvY2tjaGlw LT5jbGtzKTsKPj4gKwlpZiAocmV0IDwgMCkKPj4gKwkJcmV0dXJuIHJldDsKPj4gKwo+PiArCXJv Y2tjaGlwLT5jbGtfY250ID0gcmV0Owo+PiArCj4+ICsJcmV0dXJuIGNsa19idWxrX3ByZXBhcmVf ZW5hYmxlKHJvY2tjaGlwLT5jbGtfY250LCByb2NrY2hpcC0+Y2xrcyk7Cj4+ICt9Cj4+ICsKPj4g K3N0YXRpYyBpbnQgcm9ja2NoaXBfcGNpZV9yZXNvdXJjZV9nZXQoc3RydWN0IHBsYXRmb3JtX2Rl dmljZSAqcGRldiwKPj4gKwkJCQkgICAgICBzdHJ1Y3Qgcm9ja2NoaXBfcGNpZSAqcm9ja2NoaXAp Cj4+ICt7Cj4+ICsJcm9ja2NoaXAtPmFwYl9iYXNlID0gZGV2bV9wbGF0Zm9ybV9pb3JlbWFwX3Jl c291cmNlX2J5bmFtZShwZGV2LCAiYXBiIik7Cj4+ICsJaWYgKElTX0VSUihyb2NrY2hpcC0+YXBi X2Jhc2UpKQo+PiArCQlyZXR1cm4gUFRSX0VSUihyb2NrY2hpcC0+YXBiX2Jhc2UpOwo+PiArCj4+ ICsJcm9ja2NoaXAtPnJzdF9ncGlvID0gZGV2bV9ncGlvZF9nZXRfb3B0aW9uYWwoJnBkZXYtPmRl diwgInJlc2V0IiwKPj4gKwkJCQkJCSAgICAgR1BJT0RfT1VUX0hJR0gpOwo+PiArCWlmIChJU19F UlIocm9ja2NoaXAtPnJzdF9ncGlvKSkKPj4gKwkJcmV0dXJuIFBUUl9FUlIocm9ja2NoaXAtPnJz dF9ncGlvKTsKPj4gKwo+PiArCXJldHVybiAwOwo+PiArfQo+PiArCj4+ICtzdGF0aWMgaW50IHJv Y2tjaGlwX3BjaWVfcGh5X2luaXQoc3RydWN0IHJvY2tjaGlwX3BjaWUgKnJvY2tjaGlwKQo+PiAr ewo+PiArCXN0cnVjdCBkZXZpY2UgKmRldiA9IHJvY2tjaGlwLT5wY2kuZGV2Owo+PiArCWludCBy ZXQ7Cj4+ICsKPj4gKwlyb2NrY2hpcC0+cGh5ID0gZGV2bV9waHlfZ2V0KGRldiwgInBjaWUtcGh5 Iik7Cj4+ICsJaWYgKElTX0VSUihyb2NrY2hpcC0+cGh5KSkKPj4gKwkJcmV0dXJuIGRldl9lcnJf cHJvYmUoZGV2LCBQVFJfRVJSKHJvY2tjaGlwLT5waHkpLAo+PiArCQkJCSAgICAgIm1pc3Npbmcg UEhZXG4iKTsKPj4gKwo+PiArCXJldCA9IHBoeV9pbml0KHJvY2tjaGlwLT5waHkpOwo+PiArCWlm IChyZXQgPCAwKQo+PiArCQlyZXR1cm4gcmV0Owo+PiArCj4+ICsJcmV0ID0gcGh5X3Bvd2VyX29u KHJvY2tjaGlwLT5waHkpOwo+PiArCWlmIChyZXQpCj4+ICsJCXBoeV9leGl0KHJvY2tjaGlwLT5w aHkpOwo+PiArCj4+ICsJcmV0dXJuIHJldDsKPj4gK30KPj4gKwo+PiArc3RhdGljIHZvaWQgcm9j a2NoaXBfcGNpZV9waHlfZGVpbml0KHN0cnVjdCByb2NrY2hpcF9wY2llICpyb2NrY2hpcCkKPj4g K3sKPj4gKwlwaHlfZXhpdChyb2NrY2hpcC0+cGh5KTsKPj4gKwlwaHlfcG93ZXJfb2ZmKHJvY2tj aGlwLT5waHkpOwo+PiArfQo+PiArCj4+ICtzdGF0aWMgaW50IHJvY2tjaGlwX3BjaWVfcmVzZXRf Y29udHJvbF9yZWxlYXNlKHN0cnVjdCByb2NrY2hpcF9wY2llICpyb2NrY2hpcCkKPj4gK3sKPj4g KwlzdHJ1Y3QgZGV2aWNlICpkZXYgPSByb2NrY2hpcC0+cGNpLmRldjsKPj4gKwo+PiArCXJvY2tj aGlwLT5yc3QgPSBkZXZtX3Jlc2V0X2NvbnRyb2xfYXJyYXlfZ2V0X2V4Y2x1c2l2ZShkZXYpOwo+ PiArCWlmIChJU19FUlIocm9ja2NoaXAtPnJzdCkpCj4+ICsJCXJldHVybiBkZXZfZXJyX3Byb2Jl KGRldiwgUFRSX0VSUihyb2NrY2hpcC0+cnN0KSwKPj4gKwkJCQkgICAgICJmYWlsZWQgdG8gZ2V0 IHJlc2V0IGxpbmVzXG4iKTsKPj4gKwo+PiArCXJldHVybiByZXNldF9jb250cm9sX2RlYXNzZXJ0 KHJvY2tjaGlwLT5yc3QpOwo+PiArfQo+PiArCj4+ICtzdGF0aWMgY29uc3Qgc3RydWN0IGR3X3Bj aWVfb3BzIGR3X3BjaWVfb3BzID0gewo+PiArCS5saW5rX3VwID0gcm9ja2NoaXBfcGNpZV9saW5r X3VwLAo+PiArCS5zdGFydF9saW5rID0gcm9ja2NoaXBfcGNpZV9zdGFydF9saW5rLAo+PiArfTsK Pj4gKwo+PiArc3RhdGljIGludCByb2NrY2hpcF9wY2llX3Byb2JlKHN0cnVjdCBwbGF0Zm9ybV9k ZXZpY2UgKnBkZXYpCj4+ICt7Cj4+ICsJc3RydWN0IGRldmljZSAqZGV2ID0gJnBkZXYtPmRldjsK Pj4gKwlzdHJ1Y3Qgcm9ja2NoaXBfcGNpZSAqcm9ja2NoaXA7Cj4+ICsJc3RydWN0IHBjaWVfcG9y dCAqcHA7Cj4+ICsJaW50IHJldDsKPj4gKwo+PiArCXJvY2tjaGlwID0gZGV2bV9remFsbG9jKGRl diwgc2l6ZW9mKCpyb2NrY2hpcCksIEdGUF9LRVJORUwpOwo+PiArCWlmICghcm9ja2NoaXApCj4+ ICsJCXJldHVybiAtRU5PTUVNOwo+PiArCj4+ICsJcGxhdGZvcm1fc2V0X2RydmRhdGEocGRldiwg cm9ja2NoaXApOwo+PiArCj4+ICsJcm9ja2NoaXAtPnBjaS5kZXYgPSBkZXY7Cj4+ICsJcm9ja2No aXAtPnBjaS5vcHMgPSAmZHdfcGNpZV9vcHM7Cj4+ICsKPj4gKwlwcCA9ICZyb2NrY2hpcC0+cGNp LnBwOwo+PiArCXBwLT5vcHMgPSAmcm9ja2NoaXBfcGNpZV9ob3N0X29wczsKPj4gKwo+PiArCXJl dCA9IHJvY2tjaGlwX3BjaWVfcmVzb3VyY2VfZ2V0KHBkZXYsIHJvY2tjaGlwKTsKPj4gKwlpZiAo cmV0KQo+PiArCQlyZXR1cm4gcmV0Owo+PiArCj4+ICsJLyogRE9OJ1QgTU9WRSBNRTogbXVzdCBi ZSBlbmFibGUgYmVmb3JlIFBIWSBpbml0ICovCj4+ICsJcm9ja2NoaXAtPnZwY2llM3YzID0gZGV2 bV9yZWd1bGF0b3JfZ2V0X29wdGlvbmFsKGRldiwgInZwY2llM3YzIik7Cj4+ICsJaWYgKElTX0VS Uihyb2NrY2hpcC0+dnBjaWUzdjMpKQo+PiArCQlpZiAoUFRSX0VSUihyb2NrY2hpcC0+dnBjaWUz djMpICE9IC1FTk9ERVYpCj4+ICsJCQlyZXR1cm4gZGV2X2Vycl9wcm9iZShkZXYsIFBUUl9FUlIo cm9ja2NoaXAtPnZwY2llM3YzKSwKPj4gKwkJCQkJImZhaWxlZCB0byBnZXQgdnBjaWUzdjMgcmVn dWxhdG9yXG4iKTsKPj4gKwo+PiArCXJldCA9IHJlZ3VsYXRvcl9lbmFibGUocm9ja2NoaXAtPnZw Y2llM3YzKTsKPj4gKwlpZiAocmV0KSB7Cj4+ICsJCWRldl9lcnIoZGV2LCAiZmFpbGVkIHRvIGVu YWJsZSB2cGNpZTN2MyByZWd1bGF0b3JcbiIpOwo+PiArCQlyZXR1cm4gcmV0Owo+PiArCX0KPj4g Kwo+PiArCXJldCA9IHJvY2tjaGlwX3BjaWVfcGh5X2luaXQocm9ja2NoaXApOwo+PiArCWlmIChy ZXQpCj4+ICsJCWdvdG8gZGlzYWJsZV9yZWd1bGF0b3I7Cj4+ICsKPj4gKwlyZXQgPSByb2NrY2hp cF9wY2llX3Jlc2V0X2NvbnRyb2xfcmVsZWFzZShyb2NrY2hpcCk7Cj4+ICsJaWYgKHJldCkKPj4g KwkJZ290byBkZWluaXRfcGh5Owo+PiArCj4+ICsJcmV0ID0gcm9ja2NoaXBfcGNpZV9jbGtfaW5p dChyb2NrY2hpcCk7Cj4+ICsJaWYgKHJldCkKPj4gKwkJZ290byBkZWluaXRfcGh5Owo+PiArCj4+ ICsJcmV0ID0gZHdfcGNpZV9ob3N0X2luaXQocHApOwo+PiArCWlmICghcmV0KQo+PiArCQlyZXR1 cm4gMDsKPj4gKwo+PiArCWNsa19idWxrX2Rpc2FibGVfdW5wcmVwYXJlKHJvY2tjaGlwLT5jbGtf Y250LCByb2NrY2hpcC0+Y2xrcyk7Cj4+ICtkZWluaXRfcGh5Ogo+PiArCXJvY2tjaGlwX3BjaWVf cGh5X2RlaW5pdChyb2NrY2hpcCk7Cj4+ICtkaXNhYmxlX3JlZ3VsYXRvcjoKPj4gKwlyZWd1bGF0 b3JfZGlzYWJsZShyb2NrY2hpcC0+dnBjaWUzdjMpOwo+PiArCj4+ICsJcmV0dXJuIHJldDsKPj4g K30KPj4gKwo+PiArc3RhdGljIGNvbnN0IHN0cnVjdCBvZl9kZXZpY2VfaWQgcm9ja2NoaXBfcGNp ZV9vZl9tYXRjaFtdID0gewo+PiArCXsgLmNvbXBhdGlibGUgPSAicm9ja2NoaXAscmszNTY4LXBj aWUiLCB9LAo+PiArCXt9LAo+PiArfTsKPj4gKwo+PiArc3RhdGljIHN0cnVjdCBwbGF0Zm9ybV9k cml2ZXIgcm9ja2NoaXBfcGNpZV9kcml2ZXIgPSB7Cj4+ICsJLmRyaXZlciA9IHsKPj4gKwkJLm5h bWUJPSAicm9ja2NoaXAtZHctcGNpZSIsCj4+ICsJCS5vZl9tYXRjaF90YWJsZSA9IHJvY2tjaGlw X3BjaWVfb2ZfbWF0Y2gsCj4+ICsJCS5zdXBwcmVzc19iaW5kX2F0dHJzID0gdHJ1ZSwKPj4gKwl9 LAo+PiArCS5wcm9iZSA9IHJvY2tjaGlwX3BjaWVfcHJvYmUsCj4+ICt9Owo+PiArYnVpbHRpbl9w bGF0Zm9ybV9kcml2ZXIocm9ja2NoaXBfcGNpZV9kcml2ZXIpOwo+PiAtLSAKPj4gMi4yNS4xCj4+ Cj4+Cj4+Cj4KPgoKCgpfX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19f X19fXwpMaW51eC1yb2NrY2hpcCBtYWlsaW5nIGxpc3QKTGludXgtcm9ja2NoaXBAbGlzdHMuaW5m cmFkZWFkLm9yZwpodHRwOi8vbGlzdHMuaW5mcmFkZWFkLm9yZy9tYWlsbWFuL2xpc3RpbmZvL2xp bnV4LXJvY2tjaGlwCg==