From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id 6065CC4332F for ; Mon, 13 Dec 2021 08:32:47 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S233044AbhLMIcq (ORCPT ); Mon, 13 Dec 2021 03:32:46 -0500 Received: from mailgw01.mediatek.com ([60.244.123.138]:33408 "EHLO mailgw01.mediatek.com" rhost-flags-OK-FAIL-OK-FAIL) by vger.kernel.org with ESMTP id S229577AbhLMIcp (ORCPT ); Mon, 13 Dec 2021 03:32:45 -0500 X-UUID: 90a57daf20424a32b435a4d3fd51e6f7-20211213 DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=mediatek.com; s=dk; h=Content-Transfer-Encoding:MIME-Version:Content-Type:References:In-Reply-To:Date:CC:To:From:Subject:Message-ID; bh=VqN44xeo5LvrcQCH8nOqwMnATk8LRZ9hZSYuxrOxs8k=; b=TTkU3R5KHlKSJJrJGQqbs9DPcXKcXIGppsKLc9S8q560++UFLPK7vBRcsFr4FX/9EkvD6dzgkxicBiwnIxIxBq08J/v++DIGBKw4sWjihoLGCqr9WTddMQn4bEbLPtckwSyEL4d5deO3bKaqg3/mMsC3DXO9QObr5ITxMoinHUU=; X-UUID: 90a57daf20424a32b435a4d3fd51e6f7-20211213 Received: from mtkmbs10n2.mediatek.inc [(172.21.101.183)] by mailgw01.mediatek.com (envelope-from ) (Generic MTA with TLSv1.2 ECDHE-RSA-AES256-GCM-SHA384 256/256) with ESMTP id 2050973981; Mon, 13 Dec 2021 16:32:41 +0800 Received: from mtkexhb01.mediatek.inc (172.21.101.102) by mtkmbs07n2.mediatek.inc (172.21.101.141) with Microsoft SMTP Server (TLS) id 15.0.1497.2; Mon, 13 Dec 2021 16:32:40 +0800 Received: from mtkcas11.mediatek.inc (172.21.101.40) by mtkexhb01.mediatek.inc (172.21.101.102) with Microsoft SMTP Server (TLS) id 15.0.1497.2; Mon, 13 Dec 2021 16:32:39 +0800 Received: from mhfsdcap04 (10.17.3.154) by mtkcas11.mediatek.inc (172.21.101.73) with Microsoft SMTP Server id 15.0.1497.2 via Frontend Transport; Mon, 13 Dec 2021 16:32:38 +0800 Message-ID: <46fa090f9d6f02a0dea8bc3043777faff46bdf10.camel@mediatek.com> Subject: Re: [PATCH v12, 15/19] dt-bindings: media: mtk-vcodec: Adds decoder dt-bindings for mt8192 From: "yunfei.dong@mediatek.com" To: Rob Herring CC: Alexandre Courbot , Hans Verkuil , Tzung-Bi Shih , "Tiffany Lin" , Andrew-CT Chen , Mauro Carvalho Chehab , Matthias Brugger , Tomasz Figa , Hsin-Yi Wang , Fritz Koenig , Dafna Hirschfeld , Benjamin Gaignard , Daniel Vetter , dri-devel , Irui Wang , AngeloGioacchino Del Regno , "Steve Cho" , , , , , , , Date: Mon, 13 Dec 2021 16:32:40 +0800 In-Reply-To: References: <20211202034544.2750-1-yunfei.dong@mediatek.com> <20211202034544.2750-16-yunfei.dong@mediatek.com> Content-Type: text/plain; charset="UTF-8" X-Mailer: Evolution 3.28.5-0ubuntu0.18.04.2 MIME-Version: 1.0 X-MTK: N Content-Transfer-Encoding: base64 Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org SGkgUm9iLA0KDQpUaGFua3MgZm9yIHlvdXIgc3VnZ2VzdGlvbi4NCk9uIEZyaSwgMjAyMS0xMi0x MCBhdCAxMDo0OSAtMDYwMCwgUm9iIEhlcnJpbmcgd3JvdGU6DQo+IE9uIFRodSwgRGVjIDAyLCAy MDIxIGF0IDExOjQ1OjQwQU0gKzA4MDAsIFl1bmZlaSBEb25nIHdyb3RlOg0KPiA+IEFkZHMgZGVj b2RlciBkdC1iaW5kaW5ncyBmb3IgbXQ4MTkyLg0KPiA+IA0KPiA+IFNpZ25lZC1vZmYtYnk6IFl1 bmZlaSBEb25nIDx5dW5mZWkuZG9uZ0BtZWRpYXRlay5jb20+DQo+ID4gLS0tDQo+ID4gIC4uLi9t ZWRpYS9tZWRpYXRlayx2Y29kZWMtc3ViZGV2LWRlY29kZXIueWFtbCB8IDI2Ng0KPiA+ICsrKysr KysrKysrKysrKysrKw0KPiA+ICAxIGZpbGUgY2hhbmdlZCwgMjY2IGluc2VydGlvbnMoKykNCj4g PiAgY3JlYXRlIG1vZGUgMTAwNjQ0DQo+ID4gRG9jdW1lbnRhdGlvbi9kZXZpY2V0cmVlL2JpbmRp bmdzL21lZGlhL21lZGlhdGVrLHZjb2RlYy1zdWJkZXYtDQo+ID4gZGVjb2Rlci55YW1sDQo+ID4g DQo+ID4gZGlmZiAtLWdpdA0KPiA+IGEvRG9jdW1lbnRhdGlvbi9kZXZpY2V0cmVlL2JpbmRpbmdz L21lZGlhL21lZGlhdGVrLHZjb2RlYy1zdWJkZXYtDQo+ID4gZGVjb2Rlci55YW1sDQo+ID4gYi9E b2N1bWVudGF0aW9uL2RldmljZXRyZWUvYmluZGluZ3MvbWVkaWEvbWVkaWF0ZWssdmNvZGVjLXN1 YmRldi0NCj4gPiBkZWNvZGVyLnlhbWwNCj4gPiBuZXcgZmlsZSBtb2RlIDEwMDY0NA0KPiA+IGlu ZGV4IDAwMDAwMDAwMDAwMC4uNjdjYmNmOGIzMzczDQo+ID4gLS0tIC9kZXYvbnVsbA0KPiA+ICsr KyBiL0RvY3VtZW50YXRpb24vZGV2aWNldHJlZS9iaW5kaW5ncy9tZWRpYS9tZWRpYXRlayx2Y29k ZWMtDQo+ID4gc3ViZGV2LWRlY29kZXIueWFtbA0KPiA+IEBAIC0wLDAgKzEsMjY2IEBADQo+ID4g KyMgU1BEWC1MaWNlbnNlLUlkZW50aWZpZXI6IChHUEwtMi4wLW9ubHkgT1IgQlNELTItQ2xhdXNl KQ0KPiA+ICsNCj4gPiArJVlBTUwgMS4yDQo+ID4gKy0tLQ0KPiA+ICskaWQ6ICINCj4gPiBodHRw Oi8vZGV2aWNldHJlZS5vcmcvc2NoZW1hcy9tZWRpYS9tZWRpYXRlayx2Y29kZWMtc3ViZGV2LWRl Y29kZXIueWFtbCMNCj4gPiAiDQo+ID4gKyRzY2hlbWE6ICJodHRwOi8vZGV2aWNldHJlZS5vcmcv bWV0YS1zY2hlbWFzL2NvcmUueWFtbCMiDQo+ID4gKw0KPiA+ICt0aXRsZTogTWVkaWF0ZWsgVmlk ZW8gRGVjb2RlIEFjY2VsZXJhdG9yIFdpdGggTXVsdGkgSGFyZHdhcmUNCj4gPiArDQo+ID4gK21h aW50YWluZXJzOg0KPiA+ICsgIC0gWXVuZmVpIERvbmcgPHl1bmZlaS5kb25nQG1lZGlhdGVrLmNv bT4NCj4gPiArDQo+ID4gK2Rlc2NyaXB0aW9uOiB8DQo+ID4gKyAgTWVkaWF0ZWsgVmlkZW8gRGVj b2RlIGlzIHRoZSB2aWRlbyBkZWNvZGUgaGFyZHdhcmUgcHJlc2VudCBpbg0KPiA+IE1lZGlhdGVr DQo+ID4gKyAgU29DcyB3aGljaCBzdXBwb3J0cyBoaWdoIHJlc29sdXRpb24gZGVjb2RpbmcgZnVu Y3Rpb25hbGl0aWVzLg0KPiA+IFJlcXVpcmVkDQo+ID4gKyAgcGFyZW50IGFuZCBjaGlsZCBkZXZp Y2Ugbm9kZS4NCj4gPiArDQo+ID4gKyAgQWJvdXQgdGhlIERlY29kZXIgSGFyZHdhcmUgQmxvY2sg RGlhZ3JhbSwgcGxlYXNlIGNoZWNrIGJlbG93Og0KPiA+ICsNCj4gPiArICAgICstLS0tLS0tLS0t LS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0rLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tDQo+ID4g LS0tLS0tLS0tKw0KPiA+ICsgICAgfCAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgIHwg ICAgICAgICAgICAgICAgICAgICAgICAgICANCj4gPiAgICAgICAgICB8DQo+ID4gKyAgICB8IGlu cHV0IC0+IGxhdCBIVyAtPiBsYXQgYnVmZmVyIC0tfC0tPiBsYXQgYnVmZmVyIC0+IGNvcmUgSFcN Cj4gPiAtPiBvdXRwdXQgfA0KPiA+ICsgICAgfCAgICAgICAgICAgIHx8ICAgICAgICAgICAgICAg ICAgIHwgICAgICAgICAgICAgICAgICAgICB8fCAgICANCj4gPiAgICAgICAgICB8DQo+ID4gKyAg ICArLS0tLS0tLS0tLS0tfHwtLS0tLS0tLS0tLS0tLS0tLS0tKy0tLS0tLS0tLS0tLS0tLS0tLS0t LXx8LS0NCj4gPiAtLS0tLS0tLS0tLSsNCj4gPiArICAgICAgICAgICAgICBsYXQgd29ya3F1ZXVl ICAgICAgICAgICB8ICAgICAgICAgICAgICBjb3JlDQo+ID4gd29ya3F1ZXVlICAgICA8cGFyZW50 Pg0KPiA+ICsgICAgLS0tLS0tLS0tLS0tLXx8LS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0t LS0tLS0tLS0tLS18fC0tDQo+ID4gLS0tLS0tLS0tLS0tLS0tLQ0KPiA+ICsgICAgICAgICAgICAg ICAgIHx8ICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICB8fCAgICANCj4g PiAgICAgICA8Y2hpbGQ+DQo+ID4gKyAgICAgICAgICAgICAgICAgXC8gPC0tLS0tLS0tLS0tLS0t LS1IVyBpbmRleC0tLS0tLS0tLS0tLS0tPlwvDQo+ID4gKyAgICAgICAgICAgKy0tLS0tLS0tLS0t LS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0NCj4gPiAtLSsNCj4gPiAr ICAgICAgICAgICB8ICAgICAgICAgICAgICAgICAgICBlbmFibGUvZGlzYWJsZSAgICAgICAgICAg ICAgICAgICAgDQo+ID4gfA0KPiA+ICsgICAgICAgICAgIHwgICAgICAgICAgIGNsayAgICAgcG93 ZXIgICAgaXJxICAgIGlvbW11ICAgICAgICAgICAgICANCj4gPiB8DQo+ID4gKyAgICAgICAgICAg fCAgICAgICAgICAgICAgICAgKGxhdC9sYXQNCj4gPiBzb2MvY29yZTAvY29yZTEpICAgICAgICAg ICAgfA0KPiA+ICsgICAgICAgICAgICstLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0t LS0tLS0tLS0tLS0tLS0tLS0tDQo+ID4gLS0rDQo+ID4gKw0KPiA+ICsgIEFzIGFib3ZlLCB0aGVy ZSBhcmUgcGFyZW50IGFuZCBjaGlsZCBkZXZpY2VzLCBjaGlsZCBtZWFuIGVhY2gNCj4gPiBoYXJk d2FyZS4gVGhlIGNoaWxkIGRldmljZQ0KPiA+ICsgIGNvbnRyb2xzIHRoZSBpbmZvcm1hdGlvbiBv ZiBlYWNoIGhhcmR3YXJlIGluZGVwZW5kZW50IHdoaWNoDQo+ID4gaW5jbHVkZSBjbGsvcG93ZXIv aXJxLg0KPiA+ICsNCj4gPiArICBUaGVyZSBhcmUgdHdvIHdvcmtxdWV1ZXMgaW4gcGFyZW50IGRl dmljZTogbGF0IHdvcmtxdWV1ZSBhbmQNCj4gPiBjb3JlIHdvcmtxdWV1ZS4gVGhleSBhcmUgdXNl ZA0KPiA+ICsgIHRvIGxhdCBhbmQgY29yZSBoYXJkd2FyZSBkZW9jZGVyLiBMYXQgd29ya3F1ZXVl IG5lZWQgdG8gZ2V0DQo+ID4gaW5wdXQgYml0c3RyZWFtIGFuZCBsYXQgYnVmZmVyLA0KPiA+ICsg IHRoZW4gZW5hYmxlIGxhdCB0byBkZWNvZGUsIHdyaXRpbmcgdGhlIHJlc3VsdCB0byBsYXQgYnVm ZmVyLA0KPiA+IGRpc2xhYmUgaGFyZHdhcmUgd2hlbiBsYXQgZGVjb2RlDQo+ID4gKyAgZG9uZS4g Q29yZSB3b3JrcXVldWUgbmVlZCB0byBnZXQgbGF0IGJ1ZmZlciBhbmQgb3V0cHV0IGJ1ZmZlciwN Cj4gPiB0aGVuIGVuYWJsZSBjb3JlIHRvIGRlY29kZSwNCj4gPiArICB3cml0aW5nIHRoZSByZXN1 bHQgdG8gb3V0cHV0IGJ1ZmZlciwgZGlzYWJsZSBoYXJkd2FyZSB3aGVuIGNvcmUNCj4gPiBkZWNv ZGUgZG9uZS4gVGhlc2UgdHdvDQo+ID4gKyAgaGFyZHdhcmVzIHdpbGwgZGVjb2RlIGVhY2ggZnJh bWUgY3ljbGljYWxseS4NCj4gPiArDQo+ID4gKyAgRm9yIHRoZSBzbWkgY29tbW9uIG1heSBub3Qg dGhlIHNhbWUgZm9yIGVhY2ggaGFyZHdhcmUsIGNhbid0DQo+ID4gY29tYmluZSBhbGwgaGFyZHdh cmUgaW4gb25lIG5vZGUsDQo+ID4gKyAgb3IgbGVhZGluZyB0byBpb21tdSBmYXVsdCB3aGVuIGFj Y2VzcyBkcmFtIGRhdGEuDQo+ID4gKw0KPiA+ICtwcm9wZXJ0aWVzOg0KPiA+ICsgIGNvbXBhdGli bGU6DQo+ID4gKyAgICBjb25zdDogbWVkaWF0ZWssbXQ4MTkyLXZjb2RlYy1kZWMNCj4gPiArDQo+ ID4gKyAgcmVnOg0KPiA+ICsgICAgbWF4SXRlbXM6IDENCj4gPiArDQo+ID4gKyAgaW9tbXVzOg0K PiA+ICsgICAgbWluSXRlbXM6IDENCj4gPiArICAgIG1heEl0ZW1zOiAzMg0KPiA+ICsgICAgZGVz Y3JpcHRpb246IHwNCj4gPiArICAgICAgTGlzdCBvZiB0aGUgaGFyZHdhcmUgcG9ydCBpbiByZXNw ZWN0aXZlIElPTU1VIGJsb2NrIGZvcg0KPiA+IGN1cnJlbnQgU29jcy4NCj4gPiArICAgICAgUmVm ZXIgdG8gYmluZGluZ3MvaW9tbXUvbWVkaWF0ZWssaW9tbXUueWFtbC4NCj4gPiArDQo+ID4gKyAg bWVkaWF0ZWssc2NwOg0KPiA+ICsgICAgJHJlZjogL3NjaGVtYXMvdHlwZXMueWFtbCMvZGVmaW5p dGlvbnMvcGhhbmRsZQ0KPiA+ICsgICAgbWF4SXRlbXM6IDENCj4gPiArICAgIGRlc2NyaXB0aW9u OiB8DQo+ID4gKyAgICAgIFRoZSBub2RlIG9mIHN5c3RlbSBjb250cm9sIHByb2Nlc3NvciAoU0NQ KSwgdXNpbmcNCj4gPiArICAgICAgdGhlIHJlbW90ZXByb2MgJiBycG1zZyBmcmFtZXdvcmsuDQo+ ID4gKyAgICAgICRyZWY6IC9zY2hlbWFzL3JlbW90ZXByb2MvbXRrLHNjcC55YW1sDQo+IA0KPiAn JHJlZicgaXMgbm90IHZhbGlkIGhlcmUuIEp1c3QgJ1NlZSByZW1vdGVwcm9jL210ayxzY3AueWFt bCcNCj4gDQpSZW1vdmUgdGhpcyBsaW5lLg0KPiA+ICsNCj4gPiArICBkbWEtcmFuZ2VzOg0KPiA+ ICsgICAgbWF4SXRlbXM6IDENCj4gPiArICAgIGRlc2NyaXB0aW9uOiB8DQo+ID4gKyAgICAgIERl c2NyaWJlcyB0aGUgcGh5c2ljYWwgYWRkcmVzcyBzcGFjZSBvZiBJT01NVSBtYXBzIHRvDQo+ID4g bWVtb3J5Lg0KPiA+ICsNCj4gPiArICAiI2FkZHJlc3MtY2VsbHMiOg0KPiA+ICsgICAgY29uc3Q6 IDENCj4gPiArDQo+ID4gKyAgIiNzaXplLWNlbGxzIjoNCj4gPiArICAgIGNvbnN0OiAxDQo+ID4g Kw0KPiA+ICsgIHJhbmdlczogdHJ1ZQ0KPiA+ICsNCj4gPiArIyBSZXF1aXJlZCBjaGlsZCBub2Rl Og0KPiA+ICtwYXR0ZXJuUHJvcGVydGllczoNCj4gPiArICB2Y29kZWMtbGF0Og0KPiANCj4gJ152 Y29kZWMtbGF0QFswLTlhLWZdKyQnOg0KPiANCkZpeCBpbiB2MTMuDQo+ID4gKyAgICB0eXBlOiBv YmplY3QNCj4gPiArDQo+ID4gKyAgICBwcm9wZXJ0aWVzOg0KPiA+ICsgICAgICBjb21wYXRpYmxl Og0KPiA+ICsgICAgICAgIGNvbnN0OiBtZWRpYXRlayxtdGstdmNvZGVjLWxhdA0KPiA+ICsNCj4g PiArICAgICAgcmVnOg0KPiA+ICsgICAgICAgIG1heEl0ZW1zOiAxDQo+ID4gKw0KPiA+ICsgICAg ICBpbnRlcnJ1cHRzOg0KPiA+ICsgICAgICAgIG1heEl0ZW1zOiAxDQo+ID4gKw0KPiA+ICsgICAg ICBpb21tdXM6DQo+ID4gKyAgICAgICAgbWluSXRlbXM6IDENCj4gPiArICAgICAgICBtYXhJdGVt czogMzINCj4gPiArICAgICAgICBkZXNjcmlwdGlvbjogfA0KPiA+ICsgICAgICAgICAgTGlzdCBv ZiB0aGUgaGFyZHdhcmUgcG9ydCBpbiByZXNwZWN0aXZlIElPTU1VIGJsb2NrIGZvcg0KPiA+IGN1 cnJlbnQgU29jcy4NCj4gPiArICAgICAgICAgIFJlZmVyIHRvIGJpbmRpbmdzL2lvbW11L21lZGlh dGVrLGlvbW11LnlhbWwuDQo+ID4gKw0KPiA+ICsgICAgICBjbG9ja3M6DQo+ID4gKyAgICAgICAg bWF4SXRlbXM6IDUNCj4gPiArDQo+ID4gKyAgICAgIGNsb2NrLW5hbWVzOg0KPiA+ICsgICAgICAg IGl0ZW1zOg0KPiA+ICsgICAgICAgICAgLSBjb25zdDogc2VsDQo+ID4gKyAgICAgICAgICAtIGNv bnN0OiBzb2MtdmRlYw0KPiA+ICsgICAgICAgICAgLSBjb25zdDogc29jLWxhdA0KPiA+ICsgICAg ICAgICAgLSBjb25zdDogdmRlYw0KPiA+ICsgICAgICAgICAgLSBjb25zdDogdG9wDQo+ID4gKw0K PiA+ICsgICAgICBhc3NpZ25lZC1jbG9ja3M6DQo+ID4gKyAgICAgICAgbWF4SXRlbXM6IDENCj4g PiArDQo+ID4gKyAgICAgIGFzc2lnbmVkLWNsb2NrLXBhcmVudHM6DQo+ID4gKyAgICAgICAgbWF4 SXRlbXM6IDENCj4gPiArDQo+ID4gKyAgICAgIHBvd2VyLWRvbWFpbnM6DQo+ID4gKyAgICAgICAg bWF4SXRlbXM6IDENCj4gPiArDQo+ID4gKyAgICByZXF1aXJlZDoNCj4gPiArICAgICAgLSBjb21w YXRpYmxlDQo+ID4gKyAgICAgIC0gcmVnDQo+ID4gKyAgICAgIC0gaW50ZXJydXB0cw0KPiA+ICsg ICAgICAtIGlvbW11cw0KPiA+ICsgICAgICAtIGNsb2Nrcw0KPiA+ICsgICAgICAtIGNsb2NrLW5h bWVzDQo+ID4gKyAgICAgIC0gYXNzaWduZWQtY2xvY2tzDQo+ID4gKyAgICAgIC0gYXNzaWduZWQt Y2xvY2stcGFyZW50cw0KPiA+ICsgICAgICAtIHBvd2VyLWRvbWFpbnMNCj4gPiArDQo+ID4gKyAg ICBhZGRpdGlvbmFsUHJvcGVydGllczogZmFsc2UNCj4gPiArDQo+ID4gKyAgdmNvZGVjLWNvcmU6 DQo+IA0KPiBTYW1lIGhlcmUuDQpGaXggaW4gdjEzLg0KDQpUaGFua3MsDQpZdW5mZWkgRG9uZw0K PiANCj4gPiArICAgIHR5cGU6IG9iamVjdA0KPiA+ICsNCj4gPiArICAgIHByb3BlcnRpZXM6DQo+ ID4gKyAgICAgIGNvbXBhdGlibGU6DQo+ID4gKyAgICAgICAgY29uc3Q6IG1lZGlhdGVrLG10ay12 Y29kZWMtY29yZQ0KPiA+ICsNCj4gPiArICAgICAgcmVnOg0KPiA+ICsgICAgICAgIG1heEl0ZW1z OiAxDQo+ID4gKw0KPiA+ICsgICAgICBpbnRlcnJ1cHRzOg0KPiA+ICsgICAgICAgIG1heEl0ZW1z OiAxDQo+ID4gKw0KPiA+ICsgICAgICBpb21tdXM6DQo+ID4gKyAgICAgICAgbWluSXRlbXM6IDEN Cj4gPiArICAgICAgICBtYXhJdGVtczogMzINCj4gPiArICAgICAgICBkZXNjcmlwdGlvbjogfA0K PiA+ICsgICAgICAgICAgTGlzdCBvZiB0aGUgaGFyZHdhcmUgcG9ydCBpbiByZXNwZWN0aXZlIElP TU1VIGJsb2NrIGZvcg0KPiA+IGN1cnJlbnQgU29jcy4NCj4gPiArICAgICAgICAgIFJlZmVyIHRv IGJpbmRpbmdzL2lvbW11L21lZGlhdGVrLGlvbW11LnlhbWwuDQo+ID4gKw0KPiA+ICsgICAgICBj bG9ja3M6DQo+ID4gKyAgICAgICAgbWF4SXRlbXM6IDUNCj4gPiArDQo+ID4gKyAgICAgIGNsb2Nr LW5hbWVzOg0KPiA+ICsgICAgICAgIGl0ZW1zOg0KPiA+ICsgICAgICAgICAgLSBjb25zdDogc2Vs DQo+ID4gKyAgICAgICAgICAtIGNvbnN0OiBzb2MtdmRlYw0KPiA+ICsgICAgICAgICAgLSBjb25z dDogc29jLWxhdA0KPiA+ICsgICAgICAgICAgLSBjb25zdDogdmRlYw0KPiA+ICsgICAgICAgICAg LSBjb25zdDogdG9wDQo+ID4gKw0KPiA+ICsgICAgICBhc3NpZ25lZC1jbG9ja3M6DQo+ID4gKyAg ICAgICAgbWF4SXRlbXM6IDENCj4gPiArDQo+ID4gKyAgICAgIGFzc2lnbmVkLWNsb2NrLXBhcmVu dHM6DQo+ID4gKyAgICAgICAgbWF4SXRlbXM6IDENCj4gPiArDQo+ID4gKyAgICAgIHBvd2VyLWRv bWFpbnM6DQo+ID4gKyAgICAgICAgbWF4SXRlbXM6IDENCj4gPiArDQo+ID4gKyAgICByZXF1aXJl ZDoNCj4gPiArICAgICAgLSBjb21wYXRpYmxlDQo+ID4gKyAgICAgIC0gcmVnDQo+ID4gKyAgICAg IC0gaW50ZXJydXB0cw0KPiA+ICsgICAgICAtIGlvbW11cw0KPiA+ICsgICAgICAtIGNsb2Nrcw0K PiA+ICsgICAgICAtIGNsb2NrLW5hbWVzDQo+ID4gKyAgICAgIC0gYXNzaWduZWQtY2xvY2tzDQo+ ID4gKyAgICAgIC0gYXNzaWduZWQtY2xvY2stcGFyZW50cw0KPiA+ICsgICAgICAtIHBvd2VyLWRv bWFpbnMNCj4gPiArDQo+ID4gKyAgICBhZGRpdGlvbmFsUHJvcGVydGllczogZmFsc2UNCj4gPiAr DQo+ID4gK3JlcXVpcmVkOg0KPiA+ICsgIC0gY29tcGF0aWJsZQ0KPiA+ICsgIC0gcmVnDQo+ID4g KyAgLSBpb21tdXMNCj4gPiArICAtIG1lZGlhdGVrLHNjcA0KPiA+ICsgIC0gZG1hLXJhbmdlcw0K PiA+ICsgIC0gcmFuZ2VzDQo+ID4gKw0KPiA+ICthZGRpdGlvbmFsUHJvcGVydGllczogZmFsc2UN Cj4gPiArDQo+ID4gK2V4YW1wbGVzOg0KPiA+ICsgIC0gfA0KPiA+ICsgICAgI2luY2x1ZGUgPGR0 LWJpbmRpbmdzL2ludGVycnVwdC1jb250cm9sbGVyL2FybS1naWMuaD4NCj4gPiArICAgICNpbmNs dWRlIDxkdC1iaW5kaW5ncy9tZW1vcnkvbXQ4MTkyLWxhcmItcG9ydC5oPg0KPiA+ICsgICAgI2lu Y2x1ZGUgPGR0LWJpbmRpbmdzL2ludGVycnVwdC1jb250cm9sbGVyL2lycS5oPg0KPiA+ICsgICAg I2luY2x1ZGUgPGR0LWJpbmRpbmdzL2Nsb2NrL210ODE5Mi1jbGsuaD4NCj4gPiArICAgICNpbmNs dWRlIDxkdC1iaW5kaW5ncy9wb3dlci9tdDgxOTItcG93ZXIuaD4NCj4gPiArDQo+ID4gKyAgICB2 aWRlby1jb2RlY0AxNjAwMDAwMCB7DQo+ID4gKyAgICAgICAgY29tcGF0aWJsZSA9ICJtZWRpYXRl ayxtdDgxOTItdmNvZGVjLWRlYyI7DQo+ID4gKyAgICAgICAgbWVkaWF0ZWssc2NwID0gPCZzY3A+ Ow0KPiA+ICsgICAgICAgIGlvbW11cyA9IDwmaW9tbXUwIE00VV9QT1JUX0w0X1ZERUNfTUNfRVhU PjsNCj4gPiArICAgICAgICBkbWEtcmFuZ2VzID0gPDB4MSAweDAgMHgwIDB4NDAwMDAwMDAgMHgw IDB4ZmZmMDAwMDA+Ow0KPiA+ICsgICAgICAgICNhZGRyZXNzLWNlbGxzID0gPDE+Ow0KPiA+ICsg ICAgICAgICNzaXplLWNlbGxzID0gPDE+Ow0KPiA+ICsgICAgICAgIHJhbmdlcyA9IDwwIDB4MTYw MDAwMDAgMHg0MDAwMD47DQo+ID4gKyAgICAgICAgcmVnID0gPDB4MTYwMDAwMDAgMHgxMDAwPjsJ CS8qIFZERUNfU1lTICovDQo+ID4gKyAgICAgICAgdmNvZGVjLWxhdEAxMDAwMCB7DQo+ID4gKyAg ICAgICAgICAgIGNvbXBhdGlibGUgPSAibWVkaWF0ZWssbXRrLXZjb2RlYy1sYXQiOw0KPiA+ICsg ICAgICAgICAgICByZWcgPSA8MHgxMDAwMCAweDgwMD47DQo+ID4gKyAgICAgICAgICAgIGludGVy cnVwdHMgPSA8R0lDX1NQSSA0MjYgSVJRX1RZUEVfTEVWRUxfSElHSCAwPjsNCj4gPiArICAgICAg ICAgICAgaW9tbXVzID0gPCZpb21tdTAgTTRVX1BPUlRfTDVfVkRFQ19MQVQwX1ZMRF9FWFQ+LA0K PiA+ICsgICAgICAgICAgICAgICAgPCZpb21tdTAgTTRVX1BPUlRfTDVfVkRFQ19MQVQwX1ZMRDJf RVhUPiwNCj4gPiArICAgICAgICAgICAgICAgIDwmaW9tbXUwIE00VV9QT1JUX0w1X1ZERUNfTEFU MF9BVkNfTVZfRVhUPiwNCj4gPiArICAgICAgICAgICAgICAgIDwmaW9tbXUwIE00VV9QT1JUX0w1 X1ZERUNfTEFUMF9QUkVEX1JEX0VYVD4sDQo+ID4gKyAgICAgICAgICAgICAgICA8JmlvbW11MCBN NFVfUE9SVF9MNV9WREVDX0xBVDBfVElMRV9FWFQ+LA0KPiA+ICsgICAgICAgICAgICAgICAgPCZp b21tdTAgTTRVX1BPUlRfTDVfVkRFQ19MQVQwX1dETUFfRVhUPiwNCj4gPiArICAgICAgICAgICAg ICAgIDwmaW9tbXUwIE00VV9QT1JUX0w1X1ZERUNfTEFUMF9SR19DVFJMX0RNQV9FWFQ+LA0KPiA+ ICsgICAgICAgICAgICAgICAgPCZpb21tdTAgTTRVX1BPUlRfTDVfVkRFQ19VRk9fRU5DX0VYVD47 DQo+ID4gKyAgICAgICAgICAgIGNsb2NrcyA9IDwmdG9wY2tnZW4gQ0xLX1RPUF9WREVDX1NFTD4s DQo+ID4gKyAgICAgICAgICAgICAgICA8JnZkZWNzeXNfc29jIENMS19WREVDX1NPQ19WREVDPiwN Cj4gPiArICAgICAgICAgICAgICAgIDwmdmRlY3N5c19zb2MgQ0xLX1ZERUNfU09DX0xBVD4sDQo+ ID4gKyAgICAgICAgICAgICAgICA8JnZkZWNzeXNfc29jIENMS19WREVDX1NPQ19MQVJCMT4sDQo+ ID4gKyAgICAgICAgICAgICAgICA8JnRvcGNrZ2VuIENMS19UT1BfTUFJTlBMTF9END47DQo+ID4g KyAgICAgICAgICAgIGNsb2NrLW5hbWVzID0gInNlbCIsICJzb2MtdmRlYyIsICJzb2MtbGF0Iiwg InZkZWMiLA0KPiA+ICJ0b3AiOw0KPiA+ICsgICAgICAgICAgICBhc3NpZ25lZC1jbG9ja3MgPSA8 JnRvcGNrZ2VuIENMS19UT1BfVkRFQ19TRUw+Ow0KPiA+ICsgICAgICAgICAgICBhc3NpZ25lZC1j bG9jay1wYXJlbnRzID0gPCZ0b3Bja2dlbg0KPiA+IENMS19UT1BfTUFJTlBMTF9END47DQo+ID4g KyAgICAgICAgICAgIHBvd2VyLWRvbWFpbnMgPSA8JnNwbSBNVDgxOTJfUE9XRVJfRE9NQUlOX1ZE RUM+Ow0KPiA+ICsgICAgICAgIH07DQo+ID4gKw0KPiA+ICsgICAgICAgIHZjb2RlYy1jb3JlQDI1 MDAwIHsNCj4gPiArICAgICAgICAgICAgY29tcGF0aWJsZSA9ICJtZWRpYXRlayxtdGstdmNvZGVj LWNvcmUiOw0KPiA+ICsgICAgICAgICAgICByZWcgPSA8MHgyNTAwMCAweDEwMDA+Ow0KPiA+ICsg ICAgICAgICAgICBpbnRlcnJ1cHRzID0gPEdJQ19TUEkgNDI1IElSUV9UWVBFX0xFVkVMX0hJR0gg MD47DQo+ID4gKyAgICAgICAgICAgIGlvbW11cyA9IDwmaW9tbXUwIE00VV9QT1JUX0w0X1ZERUNf TUNfRVhUPiwNCj4gPiArICAgICAgICAgICAgICAgIDwmaW9tbXUwIE00VV9QT1JUX0w0X1ZERUNf VUZPX0VYVD4sDQo+ID4gKyAgICAgICAgICAgICAgICA8JmlvbW11MCBNNFVfUE9SVF9MNF9WREVD X1BQX0VYVD4sDQo+ID4gKyAgICAgICAgICAgICAgICA8JmlvbW11MCBNNFVfUE9SVF9MNF9WREVD X1BSRURfUkRfRVhUPiwNCj4gPiArICAgICAgICAgICAgICAgIDwmaW9tbXUwIE00VV9QT1JUX0w0 X1ZERUNfUFJFRF9XUl9FWFQ+LA0KPiA+ICsgICAgICAgICAgICAgICAgPCZpb21tdTAgTTRVX1BP UlRfTDRfVkRFQ19QUFdSQVBfRVhUPiwNCj4gPiArICAgICAgICAgICAgICAgIDwmaW9tbXUwIE00 VV9QT1JUX0w0X1ZERUNfVElMRV9FWFQ+LA0KPiA+ICsgICAgICAgICAgICAgICAgPCZpb21tdTAg TTRVX1BPUlRfTDRfVkRFQ19WTERfRVhUPiwNCj4gPiArICAgICAgICAgICAgICAgIDwmaW9tbXUw IE00VV9QT1JUX0w0X1ZERUNfVkxEMl9FWFQ+LA0KPiA+ICsgICAgICAgICAgICAgICAgPCZpb21t dTAgTTRVX1BPUlRfTDRfVkRFQ19BVkNfTVZfRVhUPiwNCj4gPiArICAgICAgICAgICAgICAgIDwm aW9tbXUwIE00VV9QT1JUX0w0X1ZERUNfUkdfQ1RSTF9ETUFfRVhUPjsNCj4gPiArICAgICAgICAg ICAgY2xvY2tzID0gPCZ0b3Bja2dlbiBDTEtfVE9QX1ZERUNfU0VMPiwNCj4gPiArICAgICAgICAg ICAgICAgIDwmdmRlY3N5cyBDTEtfVkRFQ19WREVDPiwNCj4gPiArICAgICAgICAgICAgICAgIDwm dmRlY3N5cyBDTEtfVkRFQ19MQVQ+LA0KPiA+ICsgICAgICAgICAgICAgICAgPCZ2ZGVjc3lzIENM S19WREVDX0xBUkIxPiwNCj4gPiArICAgICAgICAgICAgICAgIDwmdG9wY2tnZW4gQ0xLX1RPUF9N QUlOUExMX0Q0PjsNCj4gPiArICAgICAgICAgICAgY2xvY2stbmFtZXMgPSAic2VsIiwgInNvYy12 ZGVjIiwgInNvYy1sYXQiLCAidmRlYyIsDQo+ID4gInRvcCI7DQo+ID4gKyAgICAgICAgICAgIGFz c2lnbmVkLWNsb2NrcyA9IDwmdG9wY2tnZW4gQ0xLX1RPUF9WREVDX1NFTD47DQo+ID4gKyAgICAg ICAgICAgIGFzc2lnbmVkLWNsb2NrLXBhcmVudHMgPSA8JnRvcGNrZ2VuDQo+ID4gQ0xLX1RPUF9N QUlOUExMX0Q0PjsNCj4gPiArICAgICAgICAgICAgcG93ZXItZG9tYWlucyA9IDwmc3BtIE1UODE5 Ml9QT1dFUl9ET01BSU5fVkRFQzI+Ow0KPiA+ICsgICAgICAgIH07DQo+ID4gKyAgICB9Ow0KPiA+ IC0tIA0KPiA+IDIuMjUuMQ0KPiA+IA0KPiA+IA0K From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id 24F6AC433F5 for ; Mon, 13 Dec 2021 08:33:26 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20210309; h=Sender: Content-Transfer-Encoding:Content-Type:List-Subscribe:List-Help:List-Post: List-Archive:List-Unsubscribe:List-Id:MIME-Version:References:In-Reply-To: Date:CC:To:From:Subject:Message-ID:Reply-To:Content-ID:Content-Description: Resent-Date:Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID: List-Owner; bh=h9VGFRznzUx1kqeZPvBRbVX/Qo+lOxtO36hZ38LAE6A=; b=aaZXCclRzZQjPL LN87Kd3ie7MJUdbaXGA4XPmyspUlYOloiXZ12tHUs5gM60q6bJMDSTg+ZWjBF/x1gsiNiatphIBdx uCnmibMuVlx9iI16YIZfk2ebwDZ/EnA1D/Xur9ETaEOrbTyNfv9x9EDBKglQ/xOYkfuWGYyULTxpp qsllt/+I2/H0smwnHe7NMDYF98Ta7ByiHlQbVWNxuf4YLdlzvQexqYppBJXif8GpFv7So+jZM6yYv ELVt9hnhGOZb2I3JiG2uAnJJeW61nUk/elWWJMVXQ/utNDYq36MuKcgH8Bzqb+tDTvWY+mN7PGVZ6 PELjZx8gwigg+U+RXIVQ==; Received: from localhost ([::1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.94.2 #2 (Red Hat Linux)) id 1mwgln-008J1f-2Y; Mon, 13 Dec 2021 08:33:15 +0000 Received: from mailgw01.mediatek.com ([216.200.240.184]) by bombadil.infradead.org with esmtps (Exim 4.94.2 #2 (Red Hat Linux)) id 1mwglX-008IxL-Qc; Mon, 13 Dec 2021 08:33:01 +0000 X-UUID: 5f1dad273cd84438862d4d68eac425b4-20211213 DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=mediatek.com; s=dk; h=Content-Transfer-Encoding:MIME-Version:Content-Type:References:In-Reply-To:Date:CC:To:From:Subject:Message-ID; bh=VqN44xeo5LvrcQCH8nOqwMnATk8LRZ9hZSYuxrOxs8k=; b=TTkU3R5KHlKSJJrJGQqbs9DPcXKcXIGppsKLc9S8q560++UFLPK7vBRcsFr4FX/9EkvD6dzgkxicBiwnIxIxBq08J/v++DIGBKw4sWjihoLGCqr9WTddMQn4bEbLPtckwSyEL4d5deO3bKaqg3/mMsC3DXO9QObr5ITxMoinHUU=; X-UUID: 5f1dad273cd84438862d4d68eac425b4-20211213 Received: from mtkcas68.mediatek.inc [(172.29.94.19)] by mailgw01.mediatek.com (envelope-from ) (musrelay.mediatek.com ESMTP with TLSv1.2 ECDHE-RSA-AES256-SHA384 256/256) with ESMTP id 48505186; Mon, 13 Dec 2021 01:32:54 -0700 Received: from mtkexhb01.mediatek.inc (172.21.101.102) by MTKMBS62DR.mediatek.inc (172.29.94.18) with Microsoft SMTP Server (TLS) id 15.0.1497.2; Mon, 13 Dec 2021 00:32:53 -0800 Received: from mtkcas11.mediatek.inc (172.21.101.40) by mtkexhb01.mediatek.inc (172.21.101.102) with Microsoft SMTP Server (TLS) id 15.0.1497.2; Mon, 13 Dec 2021 16:32:39 +0800 Received: from mhfsdcap04 (10.17.3.154) by mtkcas11.mediatek.inc (172.21.101.73) with Microsoft SMTP Server id 15.0.1497.2 via Frontend Transport; Mon, 13 Dec 2021 16:32:38 +0800 Message-ID: <46fa090f9d6f02a0dea8bc3043777faff46bdf10.camel@mediatek.com> Subject: Re: [PATCH v12, 15/19] dt-bindings: media: mtk-vcodec: Adds decoder dt-bindings for mt8192 From: "yunfei.dong@mediatek.com" To: Rob Herring CC: Alexandre Courbot , Hans Verkuil , Tzung-Bi Shih , "Tiffany Lin" , Andrew-CT Chen , Mauro Carvalho Chehab , Matthias Brugger , Tomasz Figa , Hsin-Yi Wang , Fritz Koenig , Dafna Hirschfeld , Benjamin Gaignard , Daniel Vetter , dri-devel , Irui Wang , AngeloGioacchino Del Regno , "Steve Cho" , , , , , , , Date: Mon, 13 Dec 2021 16:32:40 +0800 In-Reply-To: References: <20211202034544.2750-1-yunfei.dong@mediatek.com> <20211202034544.2750-16-yunfei.dong@mediatek.com> X-Mailer: Evolution 3.28.5-0ubuntu0.18.04.2 MIME-Version: 1.0 X-MTK: N X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20211213_003259_880234_4DE650F8 X-CRM114-Status: GOOD ( 27.62 ) X-BeenThere: linux-mediatek@lists.infradead.org X-Mailman-Version: 2.1.34 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Content-Type: text/plain; charset="us-ascii" Content-Transfer-Encoding: 7bit Sender: "Linux-mediatek" Errors-To: linux-mediatek-bounces+linux-mediatek=archiver.kernel.org@lists.infradead.org Hi Rob, Thanks for your suggestion. On Fri, 2021-12-10 at 10:49 -0600, Rob Herring wrote: > On Thu, Dec 02, 2021 at 11:45:40AM +0800, Yunfei Dong wrote: > > Adds decoder dt-bindings for mt8192. > > > > Signed-off-by: Yunfei Dong > > --- > > .../media/mediatek,vcodec-subdev-decoder.yaml | 266 > > ++++++++++++++++++ > > 1 file changed, 266 insertions(+) > > create mode 100644 > > Documentation/devicetree/bindings/media/mediatek,vcodec-subdev- > > decoder.yaml > > > > diff --git > > a/Documentation/devicetree/bindings/media/mediatek,vcodec-subdev- > > decoder.yaml > > b/Documentation/devicetree/bindings/media/mediatek,vcodec-subdev- > > decoder.yaml > > new file mode 100644 > > index 000000000000..67cbcf8b3373 > > --- /dev/null > > +++ b/Documentation/devicetree/bindings/media/mediatek,vcodec- > > subdev-decoder.yaml > > @@ -0,0 +1,266 @@ > > +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) > > + > > +%YAML 1.2 > > +--- > > +$id: " > > http://devicetree.org/schemas/media/mediatek,vcodec-subdev-decoder.yaml# > > " > > +$schema: "http://devicetree.org/meta-schemas/core.yaml#" > > + > > +title: Mediatek Video Decode Accelerator With Multi Hardware > > + > > +maintainers: > > + - Yunfei Dong > > + > > +description: | > > + Mediatek Video Decode is the video decode hardware present in > > Mediatek > > + SoCs which supports high resolution decoding functionalities. > > Required > > + parent and child device node. > > + > > + About the Decoder Hardware Block Diagram, please check below: > > + > > + +---------------------------------+--------------------------- > > ---------+ > > + | | > > | > > + | input -> lat HW -> lat buffer --|--> lat buffer -> core HW > > -> output | > > + | || | || > > | > > + +------------||-------------------+---------------------||-- > > -----------+ > > + lat workqueue | core > > workqueue > > + -------------||-----------------------------------------||-- > > ---------------- > > + || || > > > > + \/ <----------------HW index-------------->\/ > > + +---------------------------------------------------- > > --+ > > + | enable/disable > > | > > + | clk power irq iommu > > | > > + | (lat/lat > > soc/core0/core1) | > > + +---------------------------------------------------- > > --+ > > + > > + As above, there are parent and child devices, child mean each > > hardware. The child device > > + controls the information of each hardware independent which > > include clk/power/irq. > > + > > + There are two workqueues in parent device: lat workqueue and > > core workqueue. They are used > > + to lat and core hardware deocder. Lat workqueue need to get > > input bitstream and lat buffer, > > + then enable lat to decode, writing the result to lat buffer, > > dislabe hardware when lat decode > > + done. Core workqueue need to get lat buffer and output buffer, > > then enable core to decode, > > + writing the result to output buffer, disable hardware when core > > decode done. These two > > + hardwares will decode each frame cyclically. > > + > > + For the smi common may not the same for each hardware, can't > > combine all hardware in one node, > > + or leading to iommu fault when access dram data. > > + > > +properties: > > + compatible: > > + const: mediatek,mt8192-vcodec-dec > > + > > + reg: > > + maxItems: 1 > > + > > + iommus: > > + minItems: 1 > > + maxItems: 32 > > + description: | > > + List of the hardware port in respective IOMMU block for > > current Socs. > > + Refer to bindings/iommu/mediatek,iommu.yaml. > > + > > + mediatek,scp: > > + $ref: /schemas/types.yaml#/definitions/phandle > > + maxItems: 1 > > + description: | > > + The node of system control processor (SCP), using > > + the remoteproc & rpmsg framework. > > + $ref: /schemas/remoteproc/mtk,scp.yaml > > '$ref' is not valid here. Just 'See remoteproc/mtk,scp.yaml' > Remove this line. > > + > > + dma-ranges: > > + maxItems: 1 > > + description: | > > + Describes the physical address space of IOMMU maps to > > memory. > > + > > + "#address-cells": > > + const: 1 > > + > > + "#size-cells": > > + const: 1 > > + > > + ranges: true > > + > > +# Required child node: > > +patternProperties: > > + vcodec-lat: > > '^vcodec-lat@[0-9a-f]+$': > Fix in v13. > > + type: object > > + > > + properties: > > + compatible: > > + const: mediatek,mtk-vcodec-lat > > + > > + reg: > > + maxItems: 1 > > + > > + interrupts: > > + maxItems: 1 > > + > > + iommus: > > + minItems: 1 > > + maxItems: 32 > > + description: | > > + List of the hardware port in respective IOMMU block for > > current Socs. > > + Refer to bindings/iommu/mediatek,iommu.yaml. > > + > > + clocks: > > + maxItems: 5 > > + > > + clock-names: > > + items: > > + - const: sel > > + - const: soc-vdec > > + - const: soc-lat > > + - const: vdec > > + - const: top > > + > > + assigned-clocks: > > + maxItems: 1 > > + > > + assigned-clock-parents: > > + maxItems: 1 > > + > > + power-domains: > > + maxItems: 1 > > + > > + required: > > + - compatible > > + - reg > > + - interrupts > > + - iommus > > + - clocks > > + - clock-names > > + - assigned-clocks > > + - assigned-clock-parents > > + - power-domains > > + > > + additionalProperties: false > > + > > + vcodec-core: > > Same here. Fix in v13. Thanks, Yunfei Dong > > > + type: object > > + > > + properties: > > + compatible: > > + const: mediatek,mtk-vcodec-core > > + > > + reg: > > + maxItems: 1 > > + > > + interrupts: > > + maxItems: 1 > > + > > + iommus: > > + minItems: 1 > > + maxItems: 32 > > + description: | > > + List of the hardware port in respective IOMMU block for > > current Socs. > > + Refer to bindings/iommu/mediatek,iommu.yaml. > > + > > + clocks: > > + maxItems: 5 > > + > > + clock-names: > > + items: > > + - const: sel > > + - const: soc-vdec > > + - const: soc-lat > > + - const: vdec > > + - const: top > > + > > + assigned-clocks: > > + maxItems: 1 > > + > > + assigned-clock-parents: > > + maxItems: 1 > > + > > + power-domains: > > + maxItems: 1 > > + > > + required: > > + - compatible > > + - reg > > + - interrupts > > + - iommus > > + - clocks > > + - clock-names > > + - assigned-clocks > > + - assigned-clock-parents > > + - power-domains > > + > > + additionalProperties: false > > + > > +required: > > + - compatible > > + - reg > > + - iommus > > + - mediatek,scp > > + - dma-ranges > > + - ranges > > + > > +additionalProperties: false > > + > > +examples: > > + - | > > + #include > > + #include > > + #include > > + #include > > + #include > > + > > + video-codec@16000000 { > > + compatible = "mediatek,mt8192-vcodec-dec"; > > + mediatek,scp = <&scp>; > > + iommus = <&iommu0 M4U_PORT_L4_VDEC_MC_EXT>; > > + dma-ranges = <0x1 0x0 0x0 0x40000000 0x0 0xfff00000>; > > + #address-cells = <1>; > > + #size-cells = <1>; > > + ranges = <0 0x16000000 0x40000>; > > + reg = <0x16000000 0x1000>; /* VDEC_SYS */ > > + vcodec-lat@10000 { > > + compatible = "mediatek,mtk-vcodec-lat"; > > + reg = <0x10000 0x800>; > > + interrupts = ; > > + iommus = <&iommu0 M4U_PORT_L5_VDEC_LAT0_VLD_EXT>, > > + <&iommu0 M4U_PORT_L5_VDEC_LAT0_VLD2_EXT>, > > + <&iommu0 M4U_PORT_L5_VDEC_LAT0_AVC_MV_EXT>, > > + <&iommu0 M4U_PORT_L5_VDEC_LAT0_PRED_RD_EXT>, > > + <&iommu0 M4U_PORT_L5_VDEC_LAT0_TILE_EXT>, > > + <&iommu0 M4U_PORT_L5_VDEC_LAT0_WDMA_EXT>, > > + <&iommu0 M4U_PORT_L5_VDEC_LAT0_RG_CTRL_DMA_EXT>, > > + <&iommu0 M4U_PORT_L5_VDEC_UFO_ENC_EXT>; > > + clocks = <&topckgen CLK_TOP_VDEC_SEL>, > > + <&vdecsys_soc CLK_VDEC_SOC_VDEC>, > > + <&vdecsys_soc CLK_VDEC_SOC_LAT>, > > + <&vdecsys_soc CLK_VDEC_SOC_LARB1>, > > + <&topckgen CLK_TOP_MAINPLL_D4>; > > + clock-names = "sel", "soc-vdec", "soc-lat", "vdec", > > "top"; > > + assigned-clocks = <&topckgen CLK_TOP_VDEC_SEL>; > > + assigned-clock-parents = <&topckgen > > CLK_TOP_MAINPLL_D4>; > > + power-domains = <&spm MT8192_POWER_DOMAIN_VDEC>; > > + }; > > + > > + vcodec-core@25000 { > > + compatible = "mediatek,mtk-vcodec-core"; > > + reg = <0x25000 0x1000>; > > + interrupts = ; > > + iommus = <&iommu0 M4U_PORT_L4_VDEC_MC_EXT>, > > + <&iommu0 M4U_PORT_L4_VDEC_UFO_EXT>, > > + <&iommu0 M4U_PORT_L4_VDEC_PP_EXT>, > > + <&iommu0 M4U_PORT_L4_VDEC_PRED_RD_EXT>, > > + <&iommu0 M4U_PORT_L4_VDEC_PRED_WR_EXT>, > > + <&iommu0 M4U_PORT_L4_VDEC_PPWRAP_EXT>, > > + <&iommu0 M4U_PORT_L4_VDEC_TILE_EXT>, > > + <&iommu0 M4U_PORT_L4_VDEC_VLD_EXT>, > > + <&iommu0 M4U_PORT_L4_VDEC_VLD2_EXT>, > > + <&iommu0 M4U_PORT_L4_VDEC_AVC_MV_EXT>, > > + <&iommu0 M4U_PORT_L4_VDEC_RG_CTRL_DMA_EXT>; > > + clocks = <&topckgen CLK_TOP_VDEC_SEL>, > > + <&vdecsys CLK_VDEC_VDEC>, > > + <&vdecsys CLK_VDEC_LAT>, > > + <&vdecsys CLK_VDEC_LARB1>, > > + <&topckgen CLK_TOP_MAINPLL_D4>; > > + clock-names = "sel", "soc-vdec", "soc-lat", "vdec", > > "top"; > > + assigned-clocks = <&topckgen CLK_TOP_VDEC_SEL>; > > + assigned-clock-parents = <&topckgen > > CLK_TOP_MAINPLL_D4>; > > + power-domains = <&spm MT8192_POWER_DOMAIN_VDEC2>; > > + }; > > + }; > > -- > > 2.25.1 > > > > _______________________________________________ Linux-mediatek mailing list Linux-mediatek@lists.infradead.org http://lists.infradead.org/mailman/listinfo/linux-mediatek From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from gabe.freedesktop.org (gabe.freedesktop.org [131.252.210.177]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id 90B04C433F5 for ; Mon, 13 Dec 2021 08:32:49 +0000 (UTC) Received: from gabe.freedesktop.org (localhost [127.0.0.1]) by gabe.freedesktop.org (Postfix) with ESMTP id 8A40010E47F; Mon, 13 Dec 2021 08:32:48 +0000 (UTC) Received: from mailgw01.mediatek.com (unknown [60.244.123.138]) by gabe.freedesktop.org (Postfix) with ESMTPS id 2183C10E47F for ; Mon, 13 Dec 2021 08:32:45 +0000 (UTC) X-UUID: 90a57daf20424a32b435a4d3fd51e6f7-20211213 DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=mediatek.com; s=dk; h=Content-Transfer-Encoding:MIME-Version:Content-Type:References:In-Reply-To:Date:CC:To:From:Subject:Message-ID; bh=VqN44xeo5LvrcQCH8nOqwMnATk8LRZ9hZSYuxrOxs8k=; b=TTkU3R5KHlKSJJrJGQqbs9DPcXKcXIGppsKLc9S8q560++UFLPK7vBRcsFr4FX/9EkvD6dzgkxicBiwnIxIxBq08J/v++DIGBKw4sWjihoLGCqr9WTddMQn4bEbLPtckwSyEL4d5deO3bKaqg3/mMsC3DXO9QObr5ITxMoinHUU=; X-UUID: 90a57daf20424a32b435a4d3fd51e6f7-20211213 Received: from mtkmbs10n2.mediatek.inc [(172.21.101.183)] by mailgw01.mediatek.com (envelope-from ) (Generic MTA with TLSv1.2 ECDHE-RSA-AES256-GCM-SHA384 256/256) with ESMTP id 2050973981; Mon, 13 Dec 2021 16:32:41 +0800 Received: from mtkexhb01.mediatek.inc (172.21.101.102) by mtkmbs07n2.mediatek.inc (172.21.101.141) with Microsoft SMTP Server (TLS) id 15.0.1497.2; Mon, 13 Dec 2021 16:32:40 +0800 Received: from mtkcas11.mediatek.inc (172.21.101.40) by mtkexhb01.mediatek.inc (172.21.101.102) with Microsoft SMTP Server (TLS) id 15.0.1497.2; Mon, 13 Dec 2021 16:32:39 +0800 Received: from mhfsdcap04 (10.17.3.154) by mtkcas11.mediatek.inc (172.21.101.73) with Microsoft SMTP Server id 15.0.1497.2 via Frontend Transport; Mon, 13 Dec 2021 16:32:38 +0800 Message-ID: <46fa090f9d6f02a0dea8bc3043777faff46bdf10.camel@mediatek.com> Subject: Re: [PATCH v12, 15/19] dt-bindings: media: mtk-vcodec: Adds decoder dt-bindings for mt8192 From: "yunfei.dong@mediatek.com" To: Rob Herring Date: Mon, 13 Dec 2021 16:32:40 +0800 In-Reply-To: References: <20211202034544.2750-1-yunfei.dong@mediatek.com> <20211202034544.2750-16-yunfei.dong@mediatek.com> Content-Type: text/plain; charset="UTF-8" X-Mailer: Evolution 3.28.5-0ubuntu0.18.04.2 MIME-Version: 1.0 X-MTK: N Content-Transfer-Encoding: base64 X-BeenThere: dri-devel@lists.freedesktop.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: Direct Rendering Infrastructure - Development List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: Andrew-CT Chen , Dafna Hirschfeld , dri-devel , Steve Cho , Irui Wang , Mauro Carvalho Chehab , Benjamin Gaignard , Project_Global_Chrome_Upstream_Group@mediatek.com, Fritz Koenig , linux-media@vger.kernel.org, devicetree@vger.kernel.org, Tzung-Bi Shih , Tomasz Figa , linux-mediatek@lists.infradead.org, Hsin-Yi Wang , Matthias Brugger , Tiffany Lin , linux-arm-kernel@lists.infradead.org, AngeloGioacchino Del Regno , Alexandre Courbot , srv_heupstream@mediatek.com, linux-kernel@vger.kernel.org, Hans Verkuil Errors-To: dri-devel-bounces@lists.freedesktop.org Sender: "dri-devel" SGkgUm9iLA0KDQpUaGFua3MgZm9yIHlvdXIgc3VnZ2VzdGlvbi4NCk9uIEZyaSwgMjAyMS0xMi0x MCBhdCAxMDo0OSAtMDYwMCwgUm9iIEhlcnJpbmcgd3JvdGU6DQo+IE9uIFRodSwgRGVjIDAyLCAy MDIxIGF0IDExOjQ1OjQwQU0gKzA4MDAsIFl1bmZlaSBEb25nIHdyb3RlOg0KPiA+IEFkZHMgZGVj b2RlciBkdC1iaW5kaW5ncyBmb3IgbXQ4MTkyLg0KPiA+IA0KPiA+IFNpZ25lZC1vZmYtYnk6IFl1 bmZlaSBEb25nIDx5dW5mZWkuZG9uZ0BtZWRpYXRlay5jb20+DQo+ID4gLS0tDQo+ID4gIC4uLi9t ZWRpYS9tZWRpYXRlayx2Y29kZWMtc3ViZGV2LWRlY29kZXIueWFtbCB8IDI2Ng0KPiA+ICsrKysr KysrKysrKysrKysrKw0KPiA+ICAxIGZpbGUgY2hhbmdlZCwgMjY2IGluc2VydGlvbnMoKykNCj4g PiAgY3JlYXRlIG1vZGUgMTAwNjQ0DQo+ID4gRG9jdW1lbnRhdGlvbi9kZXZpY2V0cmVlL2JpbmRp bmdzL21lZGlhL21lZGlhdGVrLHZjb2RlYy1zdWJkZXYtDQo+ID4gZGVjb2Rlci55YW1sDQo+ID4g DQo+ID4gZGlmZiAtLWdpdA0KPiA+IGEvRG9jdW1lbnRhdGlvbi9kZXZpY2V0cmVlL2JpbmRpbmdz L21lZGlhL21lZGlhdGVrLHZjb2RlYy1zdWJkZXYtDQo+ID4gZGVjb2Rlci55YW1sDQo+ID4gYi9E b2N1bWVudGF0aW9uL2RldmljZXRyZWUvYmluZGluZ3MvbWVkaWEvbWVkaWF0ZWssdmNvZGVjLXN1 YmRldi0NCj4gPiBkZWNvZGVyLnlhbWwNCj4gPiBuZXcgZmlsZSBtb2RlIDEwMDY0NA0KPiA+IGlu ZGV4IDAwMDAwMDAwMDAwMC4uNjdjYmNmOGIzMzczDQo+ID4gLS0tIC9kZXYvbnVsbA0KPiA+ICsr KyBiL0RvY3VtZW50YXRpb24vZGV2aWNldHJlZS9iaW5kaW5ncy9tZWRpYS9tZWRpYXRlayx2Y29k ZWMtDQo+ID4gc3ViZGV2LWRlY29kZXIueWFtbA0KPiA+IEBAIC0wLDAgKzEsMjY2IEBADQo+ID4g KyMgU1BEWC1MaWNlbnNlLUlkZW50aWZpZXI6IChHUEwtMi4wLW9ubHkgT1IgQlNELTItQ2xhdXNl KQ0KPiA+ICsNCj4gPiArJVlBTUwgMS4yDQo+ID4gKy0tLQ0KPiA+ICskaWQ6ICINCj4gPiBodHRw Oi8vZGV2aWNldHJlZS5vcmcvc2NoZW1hcy9tZWRpYS9tZWRpYXRlayx2Y29kZWMtc3ViZGV2LWRl Y29kZXIueWFtbCMNCj4gPiAiDQo+ID4gKyRzY2hlbWE6ICJodHRwOi8vZGV2aWNldHJlZS5vcmcv bWV0YS1zY2hlbWFzL2NvcmUueWFtbCMiDQo+ID4gKw0KPiA+ICt0aXRsZTogTWVkaWF0ZWsgVmlk ZW8gRGVjb2RlIEFjY2VsZXJhdG9yIFdpdGggTXVsdGkgSGFyZHdhcmUNCj4gPiArDQo+ID4gK21h aW50YWluZXJzOg0KPiA+ICsgIC0gWXVuZmVpIERvbmcgPHl1bmZlaS5kb25nQG1lZGlhdGVrLmNv bT4NCj4gPiArDQo+ID4gK2Rlc2NyaXB0aW9uOiB8DQo+ID4gKyAgTWVkaWF0ZWsgVmlkZW8gRGVj b2RlIGlzIHRoZSB2aWRlbyBkZWNvZGUgaGFyZHdhcmUgcHJlc2VudCBpbg0KPiA+IE1lZGlhdGVr DQo+ID4gKyAgU29DcyB3aGljaCBzdXBwb3J0cyBoaWdoIHJlc29sdXRpb24gZGVjb2RpbmcgZnVu Y3Rpb25hbGl0aWVzLg0KPiA+IFJlcXVpcmVkDQo+ID4gKyAgcGFyZW50IGFuZCBjaGlsZCBkZXZp Y2Ugbm9kZS4NCj4gPiArDQo+ID4gKyAgQWJvdXQgdGhlIERlY29kZXIgSGFyZHdhcmUgQmxvY2sg RGlhZ3JhbSwgcGxlYXNlIGNoZWNrIGJlbG93Og0KPiA+ICsNCj4gPiArICAgICstLS0tLS0tLS0t LS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0rLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tDQo+ID4g LS0tLS0tLS0tKw0KPiA+ICsgICAgfCAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgIHwg ICAgICAgICAgICAgICAgICAgICAgICAgICANCj4gPiAgICAgICAgICB8DQo+ID4gKyAgICB8IGlu cHV0IC0+IGxhdCBIVyAtPiBsYXQgYnVmZmVyIC0tfC0tPiBsYXQgYnVmZmVyIC0+IGNvcmUgSFcN Cj4gPiAtPiBvdXRwdXQgfA0KPiA+ICsgICAgfCAgICAgICAgICAgIHx8ICAgICAgICAgICAgICAg ICAgIHwgICAgICAgICAgICAgICAgICAgICB8fCAgICANCj4gPiAgICAgICAgICB8DQo+ID4gKyAg ICArLS0tLS0tLS0tLS0tfHwtLS0tLS0tLS0tLS0tLS0tLS0tKy0tLS0tLS0tLS0tLS0tLS0tLS0t LXx8LS0NCj4gPiAtLS0tLS0tLS0tLSsNCj4gPiArICAgICAgICAgICAgICBsYXQgd29ya3F1ZXVl ICAgICAgICAgICB8ICAgICAgICAgICAgICBjb3JlDQo+ID4gd29ya3F1ZXVlICAgICA8cGFyZW50 Pg0KPiA+ICsgICAgLS0tLS0tLS0tLS0tLXx8LS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0t LS0tLS0tLS0tLS18fC0tDQo+ID4gLS0tLS0tLS0tLS0tLS0tLQ0KPiA+ICsgICAgICAgICAgICAg ICAgIHx8ICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICB8fCAgICANCj4g PiAgICAgICA8Y2hpbGQ+DQo+ID4gKyAgICAgICAgICAgICAgICAgXC8gPC0tLS0tLS0tLS0tLS0t LS1IVyBpbmRleC0tLS0tLS0tLS0tLS0tPlwvDQo+ID4gKyAgICAgICAgICAgKy0tLS0tLS0tLS0t LS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0NCj4gPiAtLSsNCj4gPiAr ICAgICAgICAgICB8ICAgICAgICAgICAgICAgICAgICBlbmFibGUvZGlzYWJsZSAgICAgICAgICAg ICAgICAgICAgDQo+ID4gfA0KPiA+ICsgICAgICAgICAgIHwgICAgICAgICAgIGNsayAgICAgcG93 ZXIgICAgaXJxICAgIGlvbW11ICAgICAgICAgICAgICANCj4gPiB8DQo+ID4gKyAgICAgICAgICAg fCAgICAgICAgICAgICAgICAgKGxhdC9sYXQNCj4gPiBzb2MvY29yZTAvY29yZTEpICAgICAgICAg ICAgfA0KPiA+ICsgICAgICAgICAgICstLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0t LS0tLS0tLS0tLS0tLS0tLS0tDQo+ID4gLS0rDQo+ID4gKw0KPiA+ICsgIEFzIGFib3ZlLCB0aGVy ZSBhcmUgcGFyZW50IGFuZCBjaGlsZCBkZXZpY2VzLCBjaGlsZCBtZWFuIGVhY2gNCj4gPiBoYXJk d2FyZS4gVGhlIGNoaWxkIGRldmljZQ0KPiA+ICsgIGNvbnRyb2xzIHRoZSBpbmZvcm1hdGlvbiBv ZiBlYWNoIGhhcmR3YXJlIGluZGVwZW5kZW50IHdoaWNoDQo+ID4gaW5jbHVkZSBjbGsvcG93ZXIv aXJxLg0KPiA+ICsNCj4gPiArICBUaGVyZSBhcmUgdHdvIHdvcmtxdWV1ZXMgaW4gcGFyZW50IGRl dmljZTogbGF0IHdvcmtxdWV1ZSBhbmQNCj4gPiBjb3JlIHdvcmtxdWV1ZS4gVGhleSBhcmUgdXNl ZA0KPiA+ICsgIHRvIGxhdCBhbmQgY29yZSBoYXJkd2FyZSBkZW9jZGVyLiBMYXQgd29ya3F1ZXVl IG5lZWQgdG8gZ2V0DQo+ID4gaW5wdXQgYml0c3RyZWFtIGFuZCBsYXQgYnVmZmVyLA0KPiA+ICsg IHRoZW4gZW5hYmxlIGxhdCB0byBkZWNvZGUsIHdyaXRpbmcgdGhlIHJlc3VsdCB0byBsYXQgYnVm ZmVyLA0KPiA+IGRpc2xhYmUgaGFyZHdhcmUgd2hlbiBsYXQgZGVjb2RlDQo+ID4gKyAgZG9uZS4g Q29yZSB3b3JrcXVldWUgbmVlZCB0byBnZXQgbGF0IGJ1ZmZlciBhbmQgb3V0cHV0IGJ1ZmZlciwN Cj4gPiB0aGVuIGVuYWJsZSBjb3JlIHRvIGRlY29kZSwNCj4gPiArICB3cml0aW5nIHRoZSByZXN1 bHQgdG8gb3V0cHV0IGJ1ZmZlciwgZGlzYWJsZSBoYXJkd2FyZSB3aGVuIGNvcmUNCj4gPiBkZWNv ZGUgZG9uZS4gVGhlc2UgdHdvDQo+ID4gKyAgaGFyZHdhcmVzIHdpbGwgZGVjb2RlIGVhY2ggZnJh bWUgY3ljbGljYWxseS4NCj4gPiArDQo+ID4gKyAgRm9yIHRoZSBzbWkgY29tbW9uIG1heSBub3Qg dGhlIHNhbWUgZm9yIGVhY2ggaGFyZHdhcmUsIGNhbid0DQo+ID4gY29tYmluZSBhbGwgaGFyZHdh cmUgaW4gb25lIG5vZGUsDQo+ID4gKyAgb3IgbGVhZGluZyB0byBpb21tdSBmYXVsdCB3aGVuIGFj Y2VzcyBkcmFtIGRhdGEuDQo+ID4gKw0KPiA+ICtwcm9wZXJ0aWVzOg0KPiA+ICsgIGNvbXBhdGli bGU6DQo+ID4gKyAgICBjb25zdDogbWVkaWF0ZWssbXQ4MTkyLXZjb2RlYy1kZWMNCj4gPiArDQo+ ID4gKyAgcmVnOg0KPiA+ICsgICAgbWF4SXRlbXM6IDENCj4gPiArDQo+ID4gKyAgaW9tbXVzOg0K PiA+ICsgICAgbWluSXRlbXM6IDENCj4gPiArICAgIG1heEl0ZW1zOiAzMg0KPiA+ICsgICAgZGVz Y3JpcHRpb246IHwNCj4gPiArICAgICAgTGlzdCBvZiB0aGUgaGFyZHdhcmUgcG9ydCBpbiByZXNw ZWN0aXZlIElPTU1VIGJsb2NrIGZvcg0KPiA+IGN1cnJlbnQgU29jcy4NCj4gPiArICAgICAgUmVm ZXIgdG8gYmluZGluZ3MvaW9tbXUvbWVkaWF0ZWssaW9tbXUueWFtbC4NCj4gPiArDQo+ID4gKyAg bWVkaWF0ZWssc2NwOg0KPiA+ICsgICAgJHJlZjogL3NjaGVtYXMvdHlwZXMueWFtbCMvZGVmaW5p dGlvbnMvcGhhbmRsZQ0KPiA+ICsgICAgbWF4SXRlbXM6IDENCj4gPiArICAgIGRlc2NyaXB0aW9u OiB8DQo+ID4gKyAgICAgIFRoZSBub2RlIG9mIHN5c3RlbSBjb250cm9sIHByb2Nlc3NvciAoU0NQ KSwgdXNpbmcNCj4gPiArICAgICAgdGhlIHJlbW90ZXByb2MgJiBycG1zZyBmcmFtZXdvcmsuDQo+ ID4gKyAgICAgICRyZWY6IC9zY2hlbWFzL3JlbW90ZXByb2MvbXRrLHNjcC55YW1sDQo+IA0KPiAn JHJlZicgaXMgbm90IHZhbGlkIGhlcmUuIEp1c3QgJ1NlZSByZW1vdGVwcm9jL210ayxzY3AueWFt bCcNCj4gDQpSZW1vdmUgdGhpcyBsaW5lLg0KPiA+ICsNCj4gPiArICBkbWEtcmFuZ2VzOg0KPiA+ ICsgICAgbWF4SXRlbXM6IDENCj4gPiArICAgIGRlc2NyaXB0aW9uOiB8DQo+ID4gKyAgICAgIERl c2NyaWJlcyB0aGUgcGh5c2ljYWwgYWRkcmVzcyBzcGFjZSBvZiBJT01NVSBtYXBzIHRvDQo+ID4g bWVtb3J5Lg0KPiA+ICsNCj4gPiArICAiI2FkZHJlc3MtY2VsbHMiOg0KPiA+ICsgICAgY29uc3Q6 IDENCj4gPiArDQo+ID4gKyAgIiNzaXplLWNlbGxzIjoNCj4gPiArICAgIGNvbnN0OiAxDQo+ID4g Kw0KPiA+ICsgIHJhbmdlczogdHJ1ZQ0KPiA+ICsNCj4gPiArIyBSZXF1aXJlZCBjaGlsZCBub2Rl Og0KPiA+ICtwYXR0ZXJuUHJvcGVydGllczoNCj4gPiArICB2Y29kZWMtbGF0Og0KPiANCj4gJ152 Y29kZWMtbGF0QFswLTlhLWZdKyQnOg0KPiANCkZpeCBpbiB2MTMuDQo+ID4gKyAgICB0eXBlOiBv YmplY3QNCj4gPiArDQo+ID4gKyAgICBwcm9wZXJ0aWVzOg0KPiA+ICsgICAgICBjb21wYXRpYmxl Og0KPiA+ICsgICAgICAgIGNvbnN0OiBtZWRpYXRlayxtdGstdmNvZGVjLWxhdA0KPiA+ICsNCj4g PiArICAgICAgcmVnOg0KPiA+ICsgICAgICAgIG1heEl0ZW1zOiAxDQo+ID4gKw0KPiA+ICsgICAg ICBpbnRlcnJ1cHRzOg0KPiA+ICsgICAgICAgIG1heEl0ZW1zOiAxDQo+ID4gKw0KPiA+ICsgICAg ICBpb21tdXM6DQo+ID4gKyAgICAgICAgbWluSXRlbXM6IDENCj4gPiArICAgICAgICBtYXhJdGVt czogMzINCj4gPiArICAgICAgICBkZXNjcmlwdGlvbjogfA0KPiA+ICsgICAgICAgICAgTGlzdCBv ZiB0aGUgaGFyZHdhcmUgcG9ydCBpbiByZXNwZWN0aXZlIElPTU1VIGJsb2NrIGZvcg0KPiA+IGN1 cnJlbnQgU29jcy4NCj4gPiArICAgICAgICAgIFJlZmVyIHRvIGJpbmRpbmdzL2lvbW11L21lZGlh dGVrLGlvbW11LnlhbWwuDQo+ID4gKw0KPiA+ICsgICAgICBjbG9ja3M6DQo+ID4gKyAgICAgICAg bWF4SXRlbXM6IDUNCj4gPiArDQo+ID4gKyAgICAgIGNsb2NrLW5hbWVzOg0KPiA+ICsgICAgICAg IGl0ZW1zOg0KPiA+ICsgICAgICAgICAgLSBjb25zdDogc2VsDQo+ID4gKyAgICAgICAgICAtIGNv bnN0OiBzb2MtdmRlYw0KPiA+ICsgICAgICAgICAgLSBjb25zdDogc29jLWxhdA0KPiA+ICsgICAg ICAgICAgLSBjb25zdDogdmRlYw0KPiA+ICsgICAgICAgICAgLSBjb25zdDogdG9wDQo+ID4gKw0K PiA+ICsgICAgICBhc3NpZ25lZC1jbG9ja3M6DQo+ID4gKyAgICAgICAgbWF4SXRlbXM6IDENCj4g PiArDQo+ID4gKyAgICAgIGFzc2lnbmVkLWNsb2NrLXBhcmVudHM6DQo+ID4gKyAgICAgICAgbWF4 SXRlbXM6IDENCj4gPiArDQo+ID4gKyAgICAgIHBvd2VyLWRvbWFpbnM6DQo+ID4gKyAgICAgICAg bWF4SXRlbXM6IDENCj4gPiArDQo+ID4gKyAgICByZXF1aXJlZDoNCj4gPiArICAgICAgLSBjb21w YXRpYmxlDQo+ID4gKyAgICAgIC0gcmVnDQo+ID4gKyAgICAgIC0gaW50ZXJydXB0cw0KPiA+ICsg ICAgICAtIGlvbW11cw0KPiA+ICsgICAgICAtIGNsb2Nrcw0KPiA+ICsgICAgICAtIGNsb2NrLW5h bWVzDQo+ID4gKyAgICAgIC0gYXNzaWduZWQtY2xvY2tzDQo+ID4gKyAgICAgIC0gYXNzaWduZWQt Y2xvY2stcGFyZW50cw0KPiA+ICsgICAgICAtIHBvd2VyLWRvbWFpbnMNCj4gPiArDQo+ID4gKyAg ICBhZGRpdGlvbmFsUHJvcGVydGllczogZmFsc2UNCj4gPiArDQo+ID4gKyAgdmNvZGVjLWNvcmU6 DQo+IA0KPiBTYW1lIGhlcmUuDQpGaXggaW4gdjEzLg0KDQpUaGFua3MsDQpZdW5mZWkgRG9uZw0K PiANCj4gPiArICAgIHR5cGU6IG9iamVjdA0KPiA+ICsNCj4gPiArICAgIHByb3BlcnRpZXM6DQo+ ID4gKyAgICAgIGNvbXBhdGlibGU6DQo+ID4gKyAgICAgICAgY29uc3Q6IG1lZGlhdGVrLG10ay12 Y29kZWMtY29yZQ0KPiA+ICsNCj4gPiArICAgICAgcmVnOg0KPiA+ICsgICAgICAgIG1heEl0ZW1z OiAxDQo+ID4gKw0KPiA+ICsgICAgICBpbnRlcnJ1cHRzOg0KPiA+ICsgICAgICAgIG1heEl0ZW1z OiAxDQo+ID4gKw0KPiA+ICsgICAgICBpb21tdXM6DQo+ID4gKyAgICAgICAgbWluSXRlbXM6IDEN Cj4gPiArICAgICAgICBtYXhJdGVtczogMzINCj4gPiArICAgICAgICBkZXNjcmlwdGlvbjogfA0K PiA+ICsgICAgICAgICAgTGlzdCBvZiB0aGUgaGFyZHdhcmUgcG9ydCBpbiByZXNwZWN0aXZlIElP TU1VIGJsb2NrIGZvcg0KPiA+IGN1cnJlbnQgU29jcy4NCj4gPiArICAgICAgICAgIFJlZmVyIHRv IGJpbmRpbmdzL2lvbW11L21lZGlhdGVrLGlvbW11LnlhbWwuDQo+ID4gKw0KPiA+ICsgICAgICBj bG9ja3M6DQo+ID4gKyAgICAgICAgbWF4SXRlbXM6IDUNCj4gPiArDQo+ID4gKyAgICAgIGNsb2Nr LW5hbWVzOg0KPiA+ICsgICAgICAgIGl0ZW1zOg0KPiA+ICsgICAgICAgICAgLSBjb25zdDogc2Vs DQo+ID4gKyAgICAgICAgICAtIGNvbnN0OiBzb2MtdmRlYw0KPiA+ICsgICAgICAgICAgLSBjb25z dDogc29jLWxhdA0KPiA+ICsgICAgICAgICAgLSBjb25zdDogdmRlYw0KPiA+ICsgICAgICAgICAg LSBjb25zdDogdG9wDQo+ID4gKw0KPiA+ICsgICAgICBhc3NpZ25lZC1jbG9ja3M6DQo+ID4gKyAg ICAgICAgbWF4SXRlbXM6IDENCj4gPiArDQo+ID4gKyAgICAgIGFzc2lnbmVkLWNsb2NrLXBhcmVu dHM6DQo+ID4gKyAgICAgICAgbWF4SXRlbXM6IDENCj4gPiArDQo+ID4gKyAgICAgIHBvd2VyLWRv bWFpbnM6DQo+ID4gKyAgICAgICAgbWF4SXRlbXM6IDENCj4gPiArDQo+ID4gKyAgICByZXF1aXJl ZDoNCj4gPiArICAgICAgLSBjb21wYXRpYmxlDQo+ID4gKyAgICAgIC0gcmVnDQo+ID4gKyAgICAg IC0gaW50ZXJydXB0cw0KPiA+ICsgICAgICAtIGlvbW11cw0KPiA+ICsgICAgICAtIGNsb2Nrcw0K PiA+ICsgICAgICAtIGNsb2NrLW5hbWVzDQo+ID4gKyAgICAgIC0gYXNzaWduZWQtY2xvY2tzDQo+ ID4gKyAgICAgIC0gYXNzaWduZWQtY2xvY2stcGFyZW50cw0KPiA+ICsgICAgICAtIHBvd2VyLWRv bWFpbnMNCj4gPiArDQo+ID4gKyAgICBhZGRpdGlvbmFsUHJvcGVydGllczogZmFsc2UNCj4gPiAr DQo+ID4gK3JlcXVpcmVkOg0KPiA+ICsgIC0gY29tcGF0aWJsZQ0KPiA+ICsgIC0gcmVnDQo+ID4g KyAgLSBpb21tdXMNCj4gPiArICAtIG1lZGlhdGVrLHNjcA0KPiA+ICsgIC0gZG1hLXJhbmdlcw0K PiA+ICsgIC0gcmFuZ2VzDQo+ID4gKw0KPiA+ICthZGRpdGlvbmFsUHJvcGVydGllczogZmFsc2UN Cj4gPiArDQo+ID4gK2V4YW1wbGVzOg0KPiA+ICsgIC0gfA0KPiA+ICsgICAgI2luY2x1ZGUgPGR0 LWJpbmRpbmdzL2ludGVycnVwdC1jb250cm9sbGVyL2FybS1naWMuaD4NCj4gPiArICAgICNpbmNs dWRlIDxkdC1iaW5kaW5ncy9tZW1vcnkvbXQ4MTkyLWxhcmItcG9ydC5oPg0KPiA+ICsgICAgI2lu Y2x1ZGUgPGR0LWJpbmRpbmdzL2ludGVycnVwdC1jb250cm9sbGVyL2lycS5oPg0KPiA+ICsgICAg I2luY2x1ZGUgPGR0LWJpbmRpbmdzL2Nsb2NrL210ODE5Mi1jbGsuaD4NCj4gPiArICAgICNpbmNs dWRlIDxkdC1iaW5kaW5ncy9wb3dlci9tdDgxOTItcG93ZXIuaD4NCj4gPiArDQo+ID4gKyAgICB2 aWRlby1jb2RlY0AxNjAwMDAwMCB7DQo+ID4gKyAgICAgICAgY29tcGF0aWJsZSA9ICJtZWRpYXRl ayxtdDgxOTItdmNvZGVjLWRlYyI7DQo+ID4gKyAgICAgICAgbWVkaWF0ZWssc2NwID0gPCZzY3A+ Ow0KPiA+ICsgICAgICAgIGlvbW11cyA9IDwmaW9tbXUwIE00VV9QT1JUX0w0X1ZERUNfTUNfRVhU PjsNCj4gPiArICAgICAgICBkbWEtcmFuZ2VzID0gPDB4MSAweDAgMHgwIDB4NDAwMDAwMDAgMHgw IDB4ZmZmMDAwMDA+Ow0KPiA+ICsgICAgICAgICNhZGRyZXNzLWNlbGxzID0gPDE+Ow0KPiA+ICsg ICAgICAgICNzaXplLWNlbGxzID0gPDE+Ow0KPiA+ICsgICAgICAgIHJhbmdlcyA9IDwwIDB4MTYw MDAwMDAgMHg0MDAwMD47DQo+ID4gKyAgICAgICAgcmVnID0gPDB4MTYwMDAwMDAgMHgxMDAwPjsJ CS8qIFZERUNfU1lTICovDQo+ID4gKyAgICAgICAgdmNvZGVjLWxhdEAxMDAwMCB7DQo+ID4gKyAg ICAgICAgICAgIGNvbXBhdGlibGUgPSAibWVkaWF0ZWssbXRrLXZjb2RlYy1sYXQiOw0KPiA+ICsg ICAgICAgICAgICByZWcgPSA8MHgxMDAwMCAweDgwMD47DQo+ID4gKyAgICAgICAgICAgIGludGVy cnVwdHMgPSA8R0lDX1NQSSA0MjYgSVJRX1RZUEVfTEVWRUxfSElHSCAwPjsNCj4gPiArICAgICAg ICAgICAgaW9tbXVzID0gPCZpb21tdTAgTTRVX1BPUlRfTDVfVkRFQ19MQVQwX1ZMRF9FWFQ+LA0K PiA+ICsgICAgICAgICAgICAgICAgPCZpb21tdTAgTTRVX1BPUlRfTDVfVkRFQ19MQVQwX1ZMRDJf RVhUPiwNCj4gPiArICAgICAgICAgICAgICAgIDwmaW9tbXUwIE00VV9QT1JUX0w1X1ZERUNfTEFU MF9BVkNfTVZfRVhUPiwNCj4gPiArICAgICAgICAgICAgICAgIDwmaW9tbXUwIE00VV9QT1JUX0w1 X1ZERUNfTEFUMF9QUkVEX1JEX0VYVD4sDQo+ID4gKyAgICAgICAgICAgICAgICA8JmlvbW11MCBN NFVfUE9SVF9MNV9WREVDX0xBVDBfVElMRV9FWFQ+LA0KPiA+ICsgICAgICAgICAgICAgICAgPCZp b21tdTAgTTRVX1BPUlRfTDVfVkRFQ19MQVQwX1dETUFfRVhUPiwNCj4gPiArICAgICAgICAgICAg ICAgIDwmaW9tbXUwIE00VV9QT1JUX0w1X1ZERUNfTEFUMF9SR19DVFJMX0RNQV9FWFQ+LA0KPiA+ ICsgICAgICAgICAgICAgICAgPCZpb21tdTAgTTRVX1BPUlRfTDVfVkRFQ19VRk9fRU5DX0VYVD47 DQo+ID4gKyAgICAgICAgICAgIGNsb2NrcyA9IDwmdG9wY2tnZW4gQ0xLX1RPUF9WREVDX1NFTD4s DQo+ID4gKyAgICAgICAgICAgICAgICA8JnZkZWNzeXNfc29jIENMS19WREVDX1NPQ19WREVDPiwN Cj4gPiArICAgICAgICAgICAgICAgIDwmdmRlY3N5c19zb2MgQ0xLX1ZERUNfU09DX0xBVD4sDQo+ ID4gKyAgICAgICAgICAgICAgICA8JnZkZWNzeXNfc29jIENMS19WREVDX1NPQ19MQVJCMT4sDQo+ ID4gKyAgICAgICAgICAgICAgICA8JnRvcGNrZ2VuIENMS19UT1BfTUFJTlBMTF9END47DQo+ID4g KyAgICAgICAgICAgIGNsb2NrLW5hbWVzID0gInNlbCIsICJzb2MtdmRlYyIsICJzb2MtbGF0Iiwg InZkZWMiLA0KPiA+ICJ0b3AiOw0KPiA+ICsgICAgICAgICAgICBhc3NpZ25lZC1jbG9ja3MgPSA8 JnRvcGNrZ2VuIENMS19UT1BfVkRFQ19TRUw+Ow0KPiA+ICsgICAgICAgICAgICBhc3NpZ25lZC1j bG9jay1wYXJlbnRzID0gPCZ0b3Bja2dlbg0KPiA+IENMS19UT1BfTUFJTlBMTF9END47DQo+ID4g KyAgICAgICAgICAgIHBvd2VyLWRvbWFpbnMgPSA8JnNwbSBNVDgxOTJfUE9XRVJfRE9NQUlOX1ZE RUM+Ow0KPiA+ICsgICAgICAgIH07DQo+ID4gKw0KPiA+ICsgICAgICAgIHZjb2RlYy1jb3JlQDI1 MDAwIHsNCj4gPiArICAgICAgICAgICAgY29tcGF0aWJsZSA9ICJtZWRpYXRlayxtdGstdmNvZGVj LWNvcmUiOw0KPiA+ICsgICAgICAgICAgICByZWcgPSA8MHgyNTAwMCAweDEwMDA+Ow0KPiA+ICsg ICAgICAgICAgICBpbnRlcnJ1cHRzID0gPEdJQ19TUEkgNDI1IElSUV9UWVBFX0xFVkVMX0hJR0gg MD47DQo+ID4gKyAgICAgICAgICAgIGlvbW11cyA9IDwmaW9tbXUwIE00VV9QT1JUX0w0X1ZERUNf TUNfRVhUPiwNCj4gPiArICAgICAgICAgICAgICAgIDwmaW9tbXUwIE00VV9QT1JUX0w0X1ZERUNf VUZPX0VYVD4sDQo+ID4gKyAgICAgICAgICAgICAgICA8JmlvbW11MCBNNFVfUE9SVF9MNF9WREVD X1BQX0VYVD4sDQo+ID4gKyAgICAgICAgICAgICAgICA8JmlvbW11MCBNNFVfUE9SVF9MNF9WREVD X1BSRURfUkRfRVhUPiwNCj4gPiArICAgICAgICAgICAgICAgIDwmaW9tbXUwIE00VV9QT1JUX0w0 X1ZERUNfUFJFRF9XUl9FWFQ+LA0KPiA+ICsgICAgICAgICAgICAgICAgPCZpb21tdTAgTTRVX1BP UlRfTDRfVkRFQ19QUFdSQVBfRVhUPiwNCj4gPiArICAgICAgICAgICAgICAgIDwmaW9tbXUwIE00 VV9QT1JUX0w0X1ZERUNfVElMRV9FWFQ+LA0KPiA+ICsgICAgICAgICAgICAgICAgPCZpb21tdTAg TTRVX1BPUlRfTDRfVkRFQ19WTERfRVhUPiwNCj4gPiArICAgICAgICAgICAgICAgIDwmaW9tbXUw IE00VV9QT1JUX0w0X1ZERUNfVkxEMl9FWFQ+LA0KPiA+ICsgICAgICAgICAgICAgICAgPCZpb21t dTAgTTRVX1BPUlRfTDRfVkRFQ19BVkNfTVZfRVhUPiwNCj4gPiArICAgICAgICAgICAgICAgIDwm aW9tbXUwIE00VV9QT1JUX0w0X1ZERUNfUkdfQ1RSTF9ETUFfRVhUPjsNCj4gPiArICAgICAgICAg ICAgY2xvY2tzID0gPCZ0b3Bja2dlbiBDTEtfVE9QX1ZERUNfU0VMPiwNCj4gPiArICAgICAgICAg ICAgICAgIDwmdmRlY3N5cyBDTEtfVkRFQ19WREVDPiwNCj4gPiArICAgICAgICAgICAgICAgIDwm dmRlY3N5cyBDTEtfVkRFQ19MQVQ+LA0KPiA+ICsgICAgICAgICAgICAgICAgPCZ2ZGVjc3lzIENM S19WREVDX0xBUkIxPiwNCj4gPiArICAgICAgICAgICAgICAgIDwmdG9wY2tnZW4gQ0xLX1RPUF9N QUlOUExMX0Q0PjsNCj4gPiArICAgICAgICAgICAgY2xvY2stbmFtZXMgPSAic2VsIiwgInNvYy12 ZGVjIiwgInNvYy1sYXQiLCAidmRlYyIsDQo+ID4gInRvcCI7DQo+ID4gKyAgICAgICAgICAgIGFz c2lnbmVkLWNsb2NrcyA9IDwmdG9wY2tnZW4gQ0xLX1RPUF9WREVDX1NFTD47DQo+ID4gKyAgICAg ICAgICAgIGFzc2lnbmVkLWNsb2NrLXBhcmVudHMgPSA8JnRvcGNrZ2VuDQo+ID4gQ0xLX1RPUF9N QUlOUExMX0Q0PjsNCj4gPiArICAgICAgICAgICAgcG93ZXItZG9tYWlucyA9IDwmc3BtIE1UODE5 Ml9QT1dFUl9ET01BSU5fVkRFQzI+Ow0KPiA+ICsgICAgICAgIH07DQo+ID4gKyAgICB9Ow0KPiA+ IC0tIA0KPiA+IDIuMjUuMQ0KPiA+IA0KPiA+IA0K From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id 8278AC433EF for ; Mon, 13 Dec 2021 08:34:40 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20210309; h=Sender: Content-Transfer-Encoding:Content-Type:List-Subscribe:List-Help:List-Post: List-Archive:List-Unsubscribe:List-Id:MIME-Version:References:In-Reply-To: Date:CC:To:From:Subject:Message-ID:Reply-To:Content-ID:Content-Description: Resent-Date:Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID: List-Owner; bh=wEer7YO1+Wd+CkObgpek6meE5D0wFytGtlgw6HMGBx8=; b=0PMpnlo5vVIzcY ddVgxl6lTVbfCRw/ybcnG9/RpJXys/w5eAWz5vWg5i+1xvC6aMRJacCGp6VnsTS9EW2JmiLn7TjPF V8aRkXqwbss3OEhmglj4VaggxE7KGzV8V6AbDhh67ep2W0oy6YExMOeuDLpGBS/R4X97455jcdSm9 lHjXim1tBbuNJT83+lMhhkerwzPB01hNzr2EOsLL54YtxSvCw7gwI3gm1acvCRAzayOTuCCpaeH/r hncebU/IXPjwLQCSkETiuCPGGzGS6vk+BfVcF50DHhcjQdbW1BoonRyINqTbhmCuvPVjwo/Zc8PKL SiykFTU9B8XtNe48ucRQ==; Received: from localhost ([::1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.94.2 #2 (Red Hat Linux)) id 1mwglc-008Iyh-MT; Mon, 13 Dec 2021 08:33:04 +0000 Received: from mailgw01.mediatek.com ([216.200.240.184]) by bombadil.infradead.org with esmtps (Exim 4.94.2 #2 (Red Hat Linux)) id 1mwglX-008IxL-Qc; Mon, 13 Dec 2021 08:33:01 +0000 X-UUID: 5f1dad273cd84438862d4d68eac425b4-20211213 DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=mediatek.com; s=dk; h=Content-Transfer-Encoding:MIME-Version:Content-Type:References:In-Reply-To:Date:CC:To:From:Subject:Message-ID; bh=VqN44xeo5LvrcQCH8nOqwMnATk8LRZ9hZSYuxrOxs8k=; b=TTkU3R5KHlKSJJrJGQqbs9DPcXKcXIGppsKLc9S8q560++UFLPK7vBRcsFr4FX/9EkvD6dzgkxicBiwnIxIxBq08J/v++DIGBKw4sWjihoLGCqr9WTddMQn4bEbLPtckwSyEL4d5deO3bKaqg3/mMsC3DXO9QObr5ITxMoinHUU=; X-UUID: 5f1dad273cd84438862d4d68eac425b4-20211213 Received: from mtkcas68.mediatek.inc [(172.29.94.19)] by mailgw01.mediatek.com (envelope-from ) (musrelay.mediatek.com ESMTP with TLSv1.2 ECDHE-RSA-AES256-SHA384 256/256) with ESMTP id 48505186; Mon, 13 Dec 2021 01:32:54 -0700 Received: from mtkexhb01.mediatek.inc (172.21.101.102) by MTKMBS62DR.mediatek.inc (172.29.94.18) with Microsoft SMTP Server (TLS) id 15.0.1497.2; Mon, 13 Dec 2021 00:32:53 -0800 Received: from mtkcas11.mediatek.inc (172.21.101.40) by mtkexhb01.mediatek.inc (172.21.101.102) with Microsoft SMTP Server (TLS) id 15.0.1497.2; Mon, 13 Dec 2021 16:32:39 +0800 Received: from mhfsdcap04 (10.17.3.154) by mtkcas11.mediatek.inc (172.21.101.73) with Microsoft SMTP Server id 15.0.1497.2 via Frontend Transport; Mon, 13 Dec 2021 16:32:38 +0800 Message-ID: <46fa090f9d6f02a0dea8bc3043777faff46bdf10.camel@mediatek.com> Subject: Re: [PATCH v12, 15/19] dt-bindings: media: mtk-vcodec: Adds decoder dt-bindings for mt8192 From: "yunfei.dong@mediatek.com" To: Rob Herring CC: Alexandre Courbot , Hans Verkuil , Tzung-Bi Shih , "Tiffany Lin" , Andrew-CT Chen , Mauro Carvalho Chehab , Matthias Brugger , Tomasz Figa , Hsin-Yi Wang , Fritz Koenig , Dafna Hirschfeld , Benjamin Gaignard , Daniel Vetter , dri-devel , Irui Wang , AngeloGioacchino Del Regno , "Steve Cho" , , , , , , , Date: Mon, 13 Dec 2021 16:32:40 +0800 In-Reply-To: References: <20211202034544.2750-1-yunfei.dong@mediatek.com> <20211202034544.2750-16-yunfei.dong@mediatek.com> X-Mailer: Evolution 3.28.5-0ubuntu0.18.04.2 MIME-Version: 1.0 X-MTK: N X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20211213_003259_880234_4DE650F8 X-CRM114-Status: GOOD ( 27.62 ) X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.34 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Content-Type: text/plain; charset="us-ascii" Content-Transfer-Encoding: 7bit Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org Hi Rob, Thanks for your suggestion. On Fri, 2021-12-10 at 10:49 -0600, Rob Herring wrote: > On Thu, Dec 02, 2021 at 11:45:40AM +0800, Yunfei Dong wrote: > > Adds decoder dt-bindings for mt8192. > > > > Signed-off-by: Yunfei Dong > > --- > > .../media/mediatek,vcodec-subdev-decoder.yaml | 266 > > ++++++++++++++++++ > > 1 file changed, 266 insertions(+) > > create mode 100644 > > Documentation/devicetree/bindings/media/mediatek,vcodec-subdev- > > decoder.yaml > > > > diff --git > > a/Documentation/devicetree/bindings/media/mediatek,vcodec-subdev- > > decoder.yaml > > b/Documentation/devicetree/bindings/media/mediatek,vcodec-subdev- > > decoder.yaml > > new file mode 100644 > > index 000000000000..67cbcf8b3373 > > --- /dev/null > > +++ b/Documentation/devicetree/bindings/media/mediatek,vcodec- > > subdev-decoder.yaml > > @@ -0,0 +1,266 @@ > > +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) > > + > > +%YAML 1.2 > > +--- > > +$id: " > > http://devicetree.org/schemas/media/mediatek,vcodec-subdev-decoder.yaml# > > " > > +$schema: "http://devicetree.org/meta-schemas/core.yaml#" > > + > > +title: Mediatek Video Decode Accelerator With Multi Hardware > > + > > +maintainers: > > + - Yunfei Dong > > + > > +description: | > > + Mediatek Video Decode is the video decode hardware present in > > Mediatek > > + SoCs which supports high resolution decoding functionalities. > > Required > > + parent and child device node. > > + > > + About the Decoder Hardware Block Diagram, please check below: > > + > > + +---------------------------------+--------------------------- > > ---------+ > > + | | > > | > > + | input -> lat HW -> lat buffer --|--> lat buffer -> core HW > > -> output | > > + | || | || > > | > > + +------------||-------------------+---------------------||-- > > -----------+ > > + lat workqueue | core > > workqueue > > + -------------||-----------------------------------------||-- > > ---------------- > > + || || > > > > + \/ <----------------HW index-------------->\/ > > + +---------------------------------------------------- > > --+ > > + | enable/disable > > | > > + | clk power irq iommu > > | > > + | (lat/lat > > soc/core0/core1) | > > + +---------------------------------------------------- > > --+ > > + > > + As above, there are parent and child devices, child mean each > > hardware. The child device > > + controls the information of each hardware independent which > > include clk/power/irq. > > + > > + There are two workqueues in parent device: lat workqueue and > > core workqueue. They are used > > + to lat and core hardware deocder. Lat workqueue need to get > > input bitstream and lat buffer, > > + then enable lat to decode, writing the result to lat buffer, > > dislabe hardware when lat decode > > + done. Core workqueue need to get lat buffer and output buffer, > > then enable core to decode, > > + writing the result to output buffer, disable hardware when core > > decode done. These two > > + hardwares will decode each frame cyclically. > > + > > + For the smi common may not the same for each hardware, can't > > combine all hardware in one node, > > + or leading to iommu fault when access dram data. > > + > > +properties: > > + compatible: > > + const: mediatek,mt8192-vcodec-dec > > + > > + reg: > > + maxItems: 1 > > + > > + iommus: > > + minItems: 1 > > + maxItems: 32 > > + description: | > > + List of the hardware port in respective IOMMU block for > > current Socs. > > + Refer to bindings/iommu/mediatek,iommu.yaml. > > + > > + mediatek,scp: > > + $ref: /schemas/types.yaml#/definitions/phandle > > + maxItems: 1 > > + description: | > > + The node of system control processor (SCP), using > > + the remoteproc & rpmsg framework. > > + $ref: /schemas/remoteproc/mtk,scp.yaml > > '$ref' is not valid here. Just 'See remoteproc/mtk,scp.yaml' > Remove this line. > > + > > + dma-ranges: > > + maxItems: 1 > > + description: | > > + Describes the physical address space of IOMMU maps to > > memory. > > + > > + "#address-cells": > > + const: 1 > > + > > + "#size-cells": > > + const: 1 > > + > > + ranges: true > > + > > +# Required child node: > > +patternProperties: > > + vcodec-lat: > > '^vcodec-lat@[0-9a-f]+$': > Fix in v13. > > + type: object > > + > > + properties: > > + compatible: > > + const: mediatek,mtk-vcodec-lat > > + > > + reg: > > + maxItems: 1 > > + > > + interrupts: > > + maxItems: 1 > > + > > + iommus: > > + minItems: 1 > > + maxItems: 32 > > + description: | > > + List of the hardware port in respective IOMMU block for > > current Socs. > > + Refer to bindings/iommu/mediatek,iommu.yaml. > > + > > + clocks: > > + maxItems: 5 > > + > > + clock-names: > > + items: > > + - const: sel > > + - const: soc-vdec > > + - const: soc-lat > > + - const: vdec > > + - const: top > > + > > + assigned-clocks: > > + maxItems: 1 > > + > > + assigned-clock-parents: > > + maxItems: 1 > > + > > + power-domains: > > + maxItems: 1 > > + > > + required: > > + - compatible > > + - reg > > + - interrupts > > + - iommus > > + - clocks > > + - clock-names > > + - assigned-clocks > > + - assigned-clock-parents > > + - power-domains > > + > > + additionalProperties: false > > + > > + vcodec-core: > > Same here. Fix in v13. Thanks, Yunfei Dong > > > + type: object > > + > > + properties: > > + compatible: > > + const: mediatek,mtk-vcodec-core > > + > > + reg: > > + maxItems: 1 > > + > > + interrupts: > > + maxItems: 1 > > + > > + iommus: > > + minItems: 1 > > + maxItems: 32 > > + description: | > > + List of the hardware port in respective IOMMU block for > > current Socs. > > + Refer to bindings/iommu/mediatek,iommu.yaml. > > + > > + clocks: > > + maxItems: 5 > > + > > + clock-names: > > + items: > > + - const: sel > > + - const: soc-vdec > > + - const: soc-lat > > + - const: vdec > > + - const: top > > + > > + assigned-clocks: > > + maxItems: 1 > > + > > + assigned-clock-parents: > > + maxItems: 1 > > + > > + power-domains: > > + maxItems: 1 > > + > > + required: > > + - compatible > > + - reg > > + - interrupts > > + - iommus > > + - clocks > > + - clock-names > > + - assigned-clocks > > + - assigned-clock-parents > > + - power-domains > > + > > + additionalProperties: false > > + > > +required: > > + - compatible > > + - reg > > + - iommus > > + - mediatek,scp > > + - dma-ranges > > + - ranges > > + > > +additionalProperties: false > > + > > +examples: > > + - | > > + #include > > + #include > > + #include > > + #include > > + #include > > + > > + video-codec@16000000 { > > + compatible = "mediatek,mt8192-vcodec-dec"; > > + mediatek,scp = <&scp>; > > + iommus = <&iommu0 M4U_PORT_L4_VDEC_MC_EXT>; > > + dma-ranges = <0x1 0x0 0x0 0x40000000 0x0 0xfff00000>; > > + #address-cells = <1>; > > + #size-cells = <1>; > > + ranges = <0 0x16000000 0x40000>; > > + reg = <0x16000000 0x1000>; /* VDEC_SYS */ > > + vcodec-lat@10000 { > > + compatible = "mediatek,mtk-vcodec-lat"; > > + reg = <0x10000 0x800>; > > + interrupts = ; > > + iommus = <&iommu0 M4U_PORT_L5_VDEC_LAT0_VLD_EXT>, > > + <&iommu0 M4U_PORT_L5_VDEC_LAT0_VLD2_EXT>, > > + <&iommu0 M4U_PORT_L5_VDEC_LAT0_AVC_MV_EXT>, > > + <&iommu0 M4U_PORT_L5_VDEC_LAT0_PRED_RD_EXT>, > > + <&iommu0 M4U_PORT_L5_VDEC_LAT0_TILE_EXT>, > > + <&iommu0 M4U_PORT_L5_VDEC_LAT0_WDMA_EXT>, > > + <&iommu0 M4U_PORT_L5_VDEC_LAT0_RG_CTRL_DMA_EXT>, > > + <&iommu0 M4U_PORT_L5_VDEC_UFO_ENC_EXT>; > > + clocks = <&topckgen CLK_TOP_VDEC_SEL>, > > + <&vdecsys_soc CLK_VDEC_SOC_VDEC>, > > + <&vdecsys_soc CLK_VDEC_SOC_LAT>, > > + <&vdecsys_soc CLK_VDEC_SOC_LARB1>, > > + <&topckgen CLK_TOP_MAINPLL_D4>; > > + clock-names = "sel", "soc-vdec", "soc-lat", "vdec", > > "top"; > > + assigned-clocks = <&topckgen CLK_TOP_VDEC_SEL>; > > + assigned-clock-parents = <&topckgen > > CLK_TOP_MAINPLL_D4>; > > + power-domains = <&spm MT8192_POWER_DOMAIN_VDEC>; > > + }; > > + > > + vcodec-core@25000 { > > + compatible = "mediatek,mtk-vcodec-core"; > > + reg = <0x25000 0x1000>; > > + interrupts = ; > > + iommus = <&iommu0 M4U_PORT_L4_VDEC_MC_EXT>, > > + <&iommu0 M4U_PORT_L4_VDEC_UFO_EXT>, > > + <&iommu0 M4U_PORT_L4_VDEC_PP_EXT>, > > + <&iommu0 M4U_PORT_L4_VDEC_PRED_RD_EXT>, > > + <&iommu0 M4U_PORT_L4_VDEC_PRED_WR_EXT>, > > + <&iommu0 M4U_PORT_L4_VDEC_PPWRAP_EXT>, > > + <&iommu0 M4U_PORT_L4_VDEC_TILE_EXT>, > > + <&iommu0 M4U_PORT_L4_VDEC_VLD_EXT>, > > + <&iommu0 M4U_PORT_L4_VDEC_VLD2_EXT>, > > + <&iommu0 M4U_PORT_L4_VDEC_AVC_MV_EXT>, > > + <&iommu0 M4U_PORT_L4_VDEC_RG_CTRL_DMA_EXT>; > > + clocks = <&topckgen CLK_TOP_VDEC_SEL>, > > + <&vdecsys CLK_VDEC_VDEC>, > > + <&vdecsys CLK_VDEC_LAT>, > > + <&vdecsys CLK_VDEC_LARB1>, > > + <&topckgen CLK_TOP_MAINPLL_D4>; > > + clock-names = "sel", "soc-vdec", "soc-lat", "vdec", > > "top"; > > + assigned-clocks = <&topckgen CLK_TOP_VDEC_SEL>; > > + assigned-clock-parents = <&topckgen > > CLK_TOP_MAINPLL_D4>; > > + power-domains = <&spm MT8192_POWER_DOMAIN_VDEC2>; > > + }; > > + }; > > -- > > 2.25.1 > > > > _______________________________________________ linux-arm-kernel mailing list linux-arm-kernel@lists.infradead.org http://lists.infradead.org/mailman/listinfo/linux-arm-kernel