From mboxrd@z Thu Jan  1 00:00:00 1970
From: Felix Radensky <felix@embedded-sol.com>
Date: Thu, 27 Jan 2011 11:30:34 +0200
Subject: [U-Boot] Boot count support on P1020
In-Reply-To: <087EF8C3-9D3F-4228-8DB8-C8F8EF61BADF@kernel.crashing.org>
References: <4D40876A.8040303@embedded-sol.com>
	<C2AA15B2-FD90-45EA-A9B1-8B1E6FA4B143@kernel.crashing.org>
	<20110126220019.43670CEA577@gemini.denx.de>
	<087EF8C3-9D3F-4228-8DB8-C8F8EF61BADF@kernel.crashing.org>
Message-ID: <4D413B3A.4080900@embedded-sol.com>
List-Id: <u-boot.lists.denx.de>
MIME-Version: 1.0
Content-Type: text/plain; charset="us-ascii"
Content-Transfer-Encoding: 7bit
To: u-boot@lists.denx.de

Hi Kumar,

On 01/27/2011 05:29 AM, Kumar Gala wrote:
> On Jan 26, 2011, at 4:00 PM, Wolfgang Denk wrote:
>
>> Dear Kumar Gala,
>>
>> In message<C2AA15B2-FD90-45EA-A9B1-8B1E6FA4B143@kernel.crashing.org>  you wrote:
>>> What kinda reset do you expect to occur?  Depending on this the answer might be that we dont have any such registers that persist across reboots.
>> external hard reset ?
> If so, there isnt any state saved across such a reset in the SoC
>
> - k

Thanks a lot for a prompt reply. Looks like a have to use board I2C EEPROM
to save state across reboots.

Felix.