From mboxrd@z Thu Jan  1 00:00:00 1970
From: Albert ARIBAUD <albert.u.boot@aribaud.net>
Date: Fri, 05 Aug 2011 08:22:23 +0200
Subject: [U-Boot] [PATCH v2] ARM926ejs: Add routines to
	invalidate	D-Cache
In-Reply-To: <4E3B8AEE.8050305@atmel.com>
References: <1312519452-22926-1-git-send-email-hong.xu@atmel.com>	<4E3B7B6C.5060507@emk-elektronik.de>
	<4E3B8AEE.8050305@atmel.com>
Message-ID: <4E3B8C1F.1040709@aribaud.net>
List-Id: <u-boot.lists.denx.de>
MIME-Version: 1.0
Content-Type: text/plain; charset="us-ascii"
Content-Transfer-Encoding: 7bit
To: u-boot@lists.denx.de

Hi Hong Xu,

Le 05/08/2011 08:17, Hong Xu a ?crit :

>> Why so complicated?
>
> In case of mis-aligned (start, stop), this is to clean the cache line,
> aka. write back the potential dirty lines before successive invalidating

How do you know the dirty data should be flushed rather than invalidated?

Amicalement,
-- 
Albert.