From mboxrd@z Thu Jan 1 00:00:00 1970 Message-ID: <5335B2E5.1000004@xenomai.org> Date: Fri, 28 Mar 2014 18:35:33 +0100 From: Gilles Chanteperdrix MIME-Version: 1.0 References: <5072ab06.2340b.144fe2d11ed.Coremail.ericvic@163.com> <5332BF1F.3000504@xenomai.org> <76a8b1fe.2477d.144fe96fb16.Coremail.ericvic@163.com> <5332D759.7010806@xenomai.org> <23d0b1ec.250da.144fecc28e4.Coremail.ericvic@163.com> <53335E2F.4040608@xenomai.org> <594fd0f5.8241.14501ff6aba.Coremail.ericvic@163.com> <53341923.3050401@xenomai.org> <4658698e.5d51.145071116e0.Coremail.ericvic@163.com> In-Reply-To: <4658698e.5d51.145071116e0.Coremail.ericvic@163.com> Content-Type: text/plain; charset="utf-8"; format="flowed" Content-Transfer-Encoding: 8bit Subject: Re: [Xenomai] imx6q xenomai ipipe-3.0-imx6q List-Id: Discussions about the Xenomai project List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , To: =?UTF-8?B?5bWM5YWl5byP5bel56iL5biI?= Cc: "xenomai@xenomai.org" On 03/28/2014 06:02 AM, 嵌入式工程师 wrote: > This is my logs > > > > > (...) > hw perfevents: enabled with ARMv7 Cortex-A9 PMU driver, 7 counters available I guess you should probably not enable perf. On some architectures, it creates unwanted latencies, by using NMI. > (...) > l2x0: 16 ways, CACHE_ID 0x410000c7, AUX_CTRL 0x02870000, Cache size: 1048576 B So, your auxiliary register has bit 23 set (0x800000), and has L2 write allocate disabled. -- Gilles.