From mboxrd@z Thu Jan  1 00:00:00 1970
Received: from eggs.gnu.org ([2001:4830:134:3::10]:43175)
	by lists.gnu.org with esmtp (Exim 4.71)
	(envelope-from <Leon.Alrae@imgtec.com>) id 1WzPYW-0000lE-Km
	for qemu-devel@nongnu.org; Tue, 24 Jun 2014 08:10:40 -0400
Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71)
	(envelope-from <Leon.Alrae@imgtec.com>) id 1WzPYN-0004Da-J1
	for qemu-devel@nongnu.org; Tue, 24 Jun 2014 08:10:32 -0400
Received: from mailapp01.imgtec.com ([195.59.15.196]:1358)
	by eggs.gnu.org with esmtp (Exim 4.71)
	(envelope-from <Leon.Alrae@imgtec.com>) id 1WzPYN-0004DH-Ck
	for qemu-devel@nongnu.org; Tue, 24 Jun 2014 08:10:23 -0400
Message-ID: <53A96AAC.1030301@imgtec.com>
Date: Tue, 24 Jun 2014 13:10:20 +0100
From: Leon Alrae <leon.alrae@imgtec.com>
MIME-Version: 1.0
References: <1402499992-64851-1-git-send-email-leon.alrae@imgtec.com>
	<1402499992-64851-17-git-send-email-leon.alrae@imgtec.com>
	<20140620211419.GC13921@ohm.rr44.fr>
In-Reply-To: <20140620211419.GC13921@ohm.rr44.fr>
Content-Type: text/plain; charset="ISO-8859-15"
Content-Transfer-Encoding: 7bit
Subject: Re: [Qemu-devel] [PATCH v2 16/22] target-mips: add new Floating
	Point instructions
List-Id: <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <http://lists.nongnu.org/archive/html/qemu-devel>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=subscribe>
To: Aurelien Jarno <aurelien@aurel32.net>
Cc: yongbok.kim@imgtec.com, cristian.cuna@imgtec.com, qemu-devel@nongnu.org, rth@twiddle.net

On 20/06/2014 22:14, Aurelien Jarno wrote:
>> In R6 all Floating Point instructions are supposed to be IEEE-2008 compliant
>> i.e. FIR.HAS2008 always 1. However, QEMU softfloat for MIPS has not been
>> updated yet.
> 
> I don't think we can "update" softfloat. The existing version has to
> stay to correctly emulate the existing CPU, and unfortunately things like
> the sNaN bit is not even configurable at runtime, but fixed at compile time
> (in softfloat-specialize.h). How do you plan to handle that?

I'm aware of this. By "update" softfloat I meant making it configurable
at runtime for MIPS depending on FIR.HAS2008, FCSR.NAN2008 and
FCSR.ABS2008 flags, so legacy MIPS FPU will be still available for
existing CPUs.

>> +DEF_HELPER_1(float_class_s, i32, i32)
>> +DEF_HELPER_1(float_class_d, i64, i64)
>> +
>> +DEF_HELPER_2(float_rint_s, i32, env, i32)
>> +DEF_HELPER_2(float_rint_d, i64, env, i64)
>> +
>> +DEF_HELPER_4(float_maddf_s, i32, env, i32, i32, i32)
>> +DEF_HELPER_4(float_maddf_d, i64, env, i64, i64, i64)
>> +
>> +DEF_HELPER_4(float_msubf_s, i32, env, i32, i32, i32)
>> +DEF_HELPER_4(float_msubf_d, i64, env, i64, i64, i64)
>> +
> 
> Why not using FOP_PROTO here?
> 

I'll correct it.

Thanks,
Leon