From mboxrd@z Thu Jan  1 00:00:00 1970
From: Nikita Kiryanov <nikita@compulab.co.il>
Date: Mon, 04 Aug 2014 15:49:38 +0300
Subject: [U-Boot] [PATCH 10/18] arm: mx6: ddr: configure MMDC for slow_pd
In-Reply-To: <CAJ+vNU2DTNB4-+8osfo5Wsxmjz+bvAv0CyCpOA=3-FxzdTcs2g@mail.gmail.com>
References: <1407051288-17324-1-git-send-email-nikita@compulab.co.il>	<1407051288-17324-11-git-send-email-nikita@compulab.co.il>
	<CAJ+vNU2DTNB4-+8osfo5Wsxmjz+bvAv0CyCpOA=3-FxzdTcs2g@mail.gmail.com>
Message-ID: <53DF8162.8090609@compulab.co.il>
List-Id: <u-boot.lists.denx.de>
MIME-Version: 1.0
Content-Type: text/plain; charset="us-ascii"
Content-Transfer-Encoding: 7bit
To: u-boot@lists.denx.de

On 04/08/14 08:42, Tim Harvey wrote:
> On Sun, Aug 3, 2014 at 12:34 AM, Nikita Kiryanov <nikita@compulab.co.il> wrote:
>> According to MX6 TRM, both MMDC and DRAM should be configured to
>> the same powerdown precharge. Currently, mx6_dram_cfg()
>> configures MMDC for fast pd, and the DRAM for slow pd.
>
> Nikita,
>
> I'm inclined to agree with you. A glance at some of the existing
> non-spl board config's show this same discrepancy which probably comes
> form an error in the IMX DDR3 Script Aid spreadsheet
> (https://community.freescale.com/docs/DOC-94917).
>
> I would at least add to the description the fact that the precharge pd
> is MR0 bit12 for DRAM and the current value of 0 indicates 'Slow exit
> (DLL off)'. I've asked our Freescale FAE for clarification to see if
> the spreadsheet is in error.

OK, I'll add it once the FAE confirms the error.

>
> Regards,
>
> Tim
>