From mboxrd@z Thu Jan  1 00:00:00 1970
Received: from eggs.gnu.org ([2001:4830:134:3::10]:41973)
	by lists.gnu.org with esmtp (Exim 4.71)
	(envelope-from <serge.fdrv@gmail.com>) id 1YG7G0-0002HO-M1
	for qemu-devel@nongnu.org; Tue, 27 Jan 2015 09:36:45 -0500
Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71)
	(envelope-from <serge.fdrv@gmail.com>) id 1YG7Fy-0004uL-0i
	for qemu-devel@nongnu.org; Tue, 27 Jan 2015 09:36:44 -0500
Received: from mail-lb0-x22b.google.com ([2a00:1450:4010:c04::22b]:38496)
	by eggs.gnu.org with esmtp (Exim 4.71)
	(envelope-from <serge.fdrv@gmail.com>) id 1YG7Fx-0004u9-Pf
	for qemu-devel@nongnu.org; Tue, 27 Jan 2015 09:36:41 -0500
Received: by mail-lb0-f171.google.com with SMTP id u14so13349122lbd.2
	for <qemu-devel@nongnu.org>; Tue, 27 Jan 2015 06:36:40 -0800 (PST)
Message-ID: <54C7A273.7040104@gmail.com>
Date: Tue, 27 Jan 2015 17:36:35 +0300
From: Sergey Fedorov <serge.fdrv@gmail.com>
MIME-Version: 1.0
References: <1422029835-4696-1-git-send-email-greg.bellows@linaro.org>
In-Reply-To: <1422029835-4696-1-git-send-email-greg.bellows@linaro.org>
Content-Type: text/plain; charset=windows-1252
Content-Transfer-Encoding: 7bit
Subject: Re: [Qemu-devel] [PATCH V2 0/4] target-arm: Initial ARMv8 extended
 EL support
List-Id: <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <http://lists.nongnu.org/archive/html/qemu-devel>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=subscribe>
To: Greg Bellows <greg.bellows@linaro.org>, qemu-devel@nongnu.org, peter.maydell@linaro.org

On 23.01.2015 19:17, Greg Bellows wrote:
> These patches add extended EL support for ARMv8. Specifically the following
> changes were made:
>
> - Fix issue in RVBAR_EL1 CP register definition
> - Add missing RVBAR_ELx CP register definitions
> - Add missing SP_ELx CP register definitions
> - Add reset support to start in highest EL
>
> ---
>
> v1 -> v2
> - Added case to allow secure EL1 Linux boot
> - Added check for booting Linux into EL2 if enabled
> - Removed extraneous SCR.NS setting on reset
> - Fixed incorrect EL feature check
> - Fixed incorrect RVBAR naming
> - Reverted sp_el0_access function naming
>
> Greg Bellows (4):
>   target-arm: Fix RVBAR_EL1 register encoding
>   target-arm: Add extended RVBAR support
>   target-arm: Change reset to highest available EL
>   target-arm: Add missing SP_ELx register definition
>
>  hw/arm/boot.c       | 22 ++++++++++++++++++++--
>  target-arm/cpu.c    |  9 ++++++++-
>  target-arm/helper.c | 39 +++++++++++++++++++++++++++++++++------
>  3 files changed, 61 insertions(+), 9 deletions(-)
>
> --
> 1.8.3.2
>
>

Hi!

Are we going to have AArch64 Virtualization support soon?

Thanks,
Sergey