All of lore.kernel.org
 help / color / mirror / Atom feed
From: "Kamble, Sagar A" <sagar.a.kamble@intel.com>
To: yu.dai@intel.com, intel-gfx@lists.freedesktop.org
Subject: Re: [PATCH v3] drm/i915/guc: Add host2guc notification for suspend and resume
Date: Fri, 2 Oct 2015 21:49:13 +0530	[thread overview]
Message-ID: <560EAE81.6030006@intel.com> (raw)
In-Reply-To: <1443631597-13052-1-git-send-email-yu.dai@intel.com>

Reviewed-by: Sagar Arun Kamble <sagar.a.kamble@intel.com>

On 9/30/2015 10:16 PM, yu.dai@intel.com wrote:
> From: Alex Dai <yu.dai@intel.com>
>
> Add host2guc interface to notify GuC power state changes when
> enter or resume from power saving state.
>
> v3: Move intel_guc_suspend to i915_drm_suspend for consistency.
>
> v2: Add GuC suspend/resume to runtime suspend/resume too
>
> v1: Change to a more flexible way when fill host to GuC scratch
> data in order to remove hard coding.
>
> Signed-off-by: Alex Dai <yu.dai@intel.com>
> ---
>   drivers/gpu/drm/i915/i915_drv.c            |  8 +++++
>   drivers/gpu/drm/i915/i915_guc_submission.c | 50 ++++++++++++++++++++++++++++++
>   drivers/gpu/drm/i915/intel_guc.h           |  2 ++
>   drivers/gpu/drm/i915/intel_guc_fwif.h      |  8 +++++
>   drivers/gpu/drm/i915/intel_guc_loader.c    |  4 ++-
>   5 files changed, 71 insertions(+), 1 deletion(-)
>
> diff --git a/drivers/gpu/drm/i915/i915_drv.c b/drivers/gpu/drm/i915/i915_drv.c
> index 1cb6b82..760e0ce 100644
> --- a/drivers/gpu/drm/i915/i915_drv.c
> +++ b/drivers/gpu/drm/i915/i915_drv.c
> @@ -638,6 +638,8 @@ static int i915_drm_suspend(struct drm_device *dev)
>   		return error;
>   	}
>   
> +	intel_guc_suspend(dev);
> +
>   	intel_suspend_gt_powersave(dev);
>   
>   	/*
> @@ -767,6 +769,8 @@ static int i915_drm_resume(struct drm_device *dev)
>   	}
>   	mutex_unlock(&dev->struct_mutex);
>   
> +	intel_guc_resume(dev);
> +
>   	intel_modeset_init_hw(dev);
>   
>   	spin_lock_irq(&dev_priv->irq_lock);
> @@ -1500,6 +1504,8 @@ static int intel_runtime_suspend(struct device *device)
>   	i915_gem_release_all_mmaps(dev_priv);
>   	mutex_unlock(&dev->struct_mutex);
>   
> +	intel_guc_suspend(dev);
> +
>   	intel_suspend_gt_powersave(dev);
>   	intel_runtime_pm_disable_interrupts(dev_priv);
>   
> @@ -1559,6 +1565,8 @@ static int intel_runtime_resume(struct device *device)
>   	intel_opregion_notify_adapter(dev, PCI_D0);
>   	dev_priv->pm.suspended = false;
>   
> +	intel_guc_resume(dev);
> +
>   	if (IS_GEN6(dev_priv))
>   		intel_init_pch_refclk(dev);
>   
> diff --git a/drivers/gpu/drm/i915/i915_guc_submission.c b/drivers/gpu/drm/i915/i915_guc_submission.c
> index 0b1797f..036b42b 100644
> --- a/drivers/gpu/drm/i915/i915_guc_submission.c
> +++ b/drivers/gpu/drm/i915/i915_guc_submission.c
> @@ -923,3 +923,53 @@ void i915_guc_submission_fini(struct drm_device *dev)
>   	gem_release_guc_obj(guc->ctx_pool_obj);
>   	guc->ctx_pool_obj = NULL;
>   }
> +
> +/**
> + * intel_guc_suspend() - notify GuC entering suspend state
> + * @dev:	drm device
> + */
> +int intel_guc_suspend(struct drm_device *dev)
> +{
> +	struct drm_i915_private *dev_priv = dev->dev_private;
> +	struct intel_guc *guc = &dev_priv->guc;
> +	struct intel_context *ctx;
> +	u32 data[3];
> +
> +	if (!i915.enable_guc_submission)
> +		return 0;
> +
> +	ctx = dev_priv->ring[RCS].default_context;
> +
> +	data[0] = HOST2GUC_ACTION_ENTER_S_STATE;
> +	/* any value greater than GUC_POWER_D0 */
> +	data[1] = GUC_POWER_D1;
> +	/* first page is shared data with GuC */
> +	data[2] = i915_gem_obj_ggtt_offset(ctx->engine[RCS].state);
> +
> +	return host2guc_action(guc, data, ARRAY_SIZE(data));
> +}
> +
> +
> +/**
> + * intel_guc_resume() - notify GuC resuming from suspend state
> + * @dev:	drm device
> + */
> +int intel_guc_resume(struct drm_device *dev)
> +{
> +	struct drm_i915_private *dev_priv = dev->dev_private;
> +	struct intel_guc *guc = &dev_priv->guc;
> +	struct intel_context *ctx;
> +	u32 data[3];
> +
> +	if (!i915.enable_guc_submission)
> +		return 0;
> +
> +	ctx = dev_priv->ring[RCS].default_context;
> +
> +	data[0] = HOST2GUC_ACTION_EXIT_S_STATE;
> +	data[1] = GUC_POWER_D0;
> +	/* first page is shared data with GuC */
> +	data[2] = i915_gem_obj_ggtt_offset(ctx->engine[RCS].state);
> +
> +	return host2guc_action(guc, data, ARRAY_SIZE(data));
> +}
> diff --git a/drivers/gpu/drm/i915/intel_guc.h b/drivers/gpu/drm/i915/intel_guc.h
> index 63e73f3..5ba5866 100644
> --- a/drivers/gpu/drm/i915/intel_guc.h
> +++ b/drivers/gpu/drm/i915/intel_guc.h
> @@ -116,6 +116,8 @@ extern void intel_guc_ucode_init(struct drm_device *dev);
>   extern int intel_guc_ucode_load(struct drm_device *dev);
>   extern void intel_guc_ucode_fini(struct drm_device *dev);
>   extern const char *intel_guc_fw_status_repr(enum intel_guc_fw_status status);
> +extern int intel_guc_suspend(struct drm_device *dev);
> +extern int intel_guc_resume(struct drm_device *dev);
>   
>   /* i915_guc_submission.c */
>   int i915_guc_submission_init(struct drm_device *dev);
> diff --git a/drivers/gpu/drm/i915/intel_guc_fwif.h b/drivers/gpu/drm/i915/intel_guc_fwif.h
> index f0a9e82..d25c5b7 100644
> --- a/drivers/gpu/drm/i915/intel_guc_fwif.h
> +++ b/drivers/gpu/drm/i915/intel_guc_fwif.h
> @@ -293,12 +293,20 @@ struct guc_context_desc {
>   #define GUC_FORCEWAKE_RENDER	(1 << 0)
>   #define GUC_FORCEWAKE_MEDIA	(1 << 1)
>   
> +#define GUC_POWER_UNSPECIFIED	0
> +#define GUC_POWER_D0		1
> +#define GUC_POWER_D1		2
> +#define GUC_POWER_D2		3
> +#define GUC_POWER_D3		4
> +
>   /* This Action will be programmed in C180 - SOFT_SCRATCH_O_REG */
>   enum host2guc_action {
>   	HOST2GUC_ACTION_DEFAULT = 0x0,
>   	HOST2GUC_ACTION_SAMPLE_FORCEWAKE = 0x6,
>   	HOST2GUC_ACTION_ALLOCATE_DOORBELL = 0x10,
>   	HOST2GUC_ACTION_DEALLOCATE_DOORBELL = 0x20,
> +	HOST2GUC_ACTION_ENTER_S_STATE = 0x501,
> +	HOST2GUC_ACTION_EXIT_S_STATE = 0x502,
>   	HOST2GUC_ACTION_SLPC_REQUEST = 0x3003,
>   	HOST2GUC_ACTION_LIMIT
>   };
> diff --git a/drivers/gpu/drm/i915/intel_guc_loader.c b/drivers/gpu/drm/i915/intel_guc_loader.c
> index 3a7f08e..ae85366 100644
> --- a/drivers/gpu/drm/i915/intel_guc_loader.c
> +++ b/drivers/gpu/drm/i915/intel_guc_loader.c
> @@ -379,7 +379,6 @@ int intel_guc_ucode_load(struct drm_device *dev)
>   		intel_guc_fw_status_repr(guc_fw->guc_fw_load_status));
>   
>   	direct_interrupts_to_host(dev_priv);
> -	i915_guc_submission_disable(dev);
>   
>   	if (guc_fw->guc_fw_fetch_status == GUC_FIRMWARE_NONE)
>   		return 0;
> @@ -429,6 +428,9 @@ int intel_guc_ucode_load(struct drm_device *dev)
>   		intel_guc_fw_status_repr(guc_fw->guc_fw_load_status));
>   
>   	if (i915.enable_guc_submission) {
> +		/* The execbuf_client will be recreated. Release it first. */
> +		i915_guc_submission_disable(dev);
> +
>   		err = i915_guc_submission_enable(dev);
>   		if (err)
>   			goto fail;

_______________________________________________
Intel-gfx mailing list
Intel-gfx@lists.freedesktop.org
http://lists.freedesktop.org/mailman/listinfo/intel-gfx

  reply	other threads:[~2015-10-02 16:19 UTC|newest]

Thread overview: 7+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2015-09-25 18:46 [PATCH] drm/i915/guc: Add host2guc notification for suspend and resume yu.dai
2015-09-30 10:46 ` Kamble, Sagar A
2015-09-30 15:59   ` Yu Dai
2015-09-30 16:29     ` O'Rourke, Tom
2015-09-30 16:46 ` [PATCH v3] " yu.dai
2015-10-02 16:19   ` Kamble, Sagar A [this message]
2015-10-06  8:32     ` Daniel Vetter

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=560EAE81.6030006@intel.com \
    --to=sagar.a.kamble@intel.com \
    --cc=intel-gfx@lists.freedesktop.org \
    --cc=yu.dai@intel.com \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.