Re: [PATCH for-4.16 2/2] CHANGELOG: add missing entries for work during the 4.16 release cycle

From: Julien Grall <julien@xen.org>
To: "Bertrand Marquis" <Bertrand.Marquis@arm.com>,
	"Roger Pau Monné" <roger.pau@citrix.com>
Cc: Xen-devel <xen-devel@lists.xenproject.org>,
	"Alistair Francis" <alistair.francis@wdc.com>,
	"Andrew Cooper" <andrew.cooper3@citrix.com>,
	"Anthony PERARD" <anthony.perard@citrix.com>,
	"Bob Eshleman" <bobbyeshleman@gmail.com>,
	"Christian Lindig" <christian.lindig@citrix.com>,
	"Christopher Clark" <christopher.w.clark@gmail.com>,
	"Daniel De Graaf" <dgdegra@tycho.nsa.gov>,
	"Dario Faggioli" <dfaggioli@suse.com>,
	"David Scott" <dave@recoil.org>,
	"Doug Goldstein" <cardoe@cardoe.com>,
	"Elena Ufimtseva" <elena.ufimtseva@oracle.com>,
	"George Dunlap" <george.dunlap@citrix.com>,
	"Ian Jackson" <iwj@xenproject.org>,
	"Jan Beulich" <jbeulich@suse.com>,
	"Josh Whitehead" <josh.whitehead@dornerworks.com>,
	"Juergen Gross" <jgross@suse.com>,
	"Jun Nakajima" <jun.nakajima@intel.com>,
	"Kevin Tian" <kevin.tian@intel.com>,
	"Konrad Rzeszutek Wilk" <konrad.wilk@oracle.com>,
	"Marek Marczykowski-Górecki" <marmarek@invisiblethingslab.com>,
	"Meng Xu" <mengxu@cis.upenn.edu>,
	"Nick Rosbrook" <rosbrookn@ainfosec.com>,
	"Paul Durrant" <paul@xen.org>,
	"Rahul Singh" <Rahul.Singh@arm.com>,
	"Ross Lagerwall" <ross.lagerwall@citrix.com>,
	"Samuel Thibault" <samuel.thibault@ens-lyon.org>,
	"Shriram Rajagopalan" <rshriram@cs.ubc.ca>,
	"Stefano Stabellini" <sstabellini@kernel.org>,
	"Stewart Hildebrand" <stewart.hildebrand@dornerworks.com>,
	"Tamas K Lengyel" <tamas@tklengyel.com>,
	"Tim Deegan" <tim@xen.org>,
	"Volodymyr Babchuk" <volodymyr_babchuk@epam.com>,
	"Wei Liu" <wl@xen.org>,
	"Community Manager" <community.manager@xenproject.org>
Subject: Re: [PATCH for-4.16 2/2] CHANGELOG: add missing entries for work during the 4.16 release cycle
Date: Thu, 18 Nov 2021 11:28:35 +0000	[thread overview]
Message-ID: <5a76d1d7-81d6-0a3e-3ab7-0ca735ee522f@xen.org> (raw)
In-Reply-To: <02E4A3D7-6FD7-4B48-BA66-2D62DF94003C@arm.com>

On 18/11/2021 11:14, Bertrand Marquis wrote:
> Hi Roger,
> 
>> On 18 Nov 2021, at 10:37, Roger Pau Monné <roger.pau@citrix.com> wrote:
>>
>> On Thu, Nov 18, 2021 at 10:01:08AM +0000, Bertrand Marquis wrote:
>>> Hi Roger,
>>>
>>>
>>>> On 18 Nov 2021, at 08:58, Roger Pau Monné <roger.pau@citrix.com> wrote:
>>>>
>>>> On Wed, Nov 17, 2021 at 02:07:50PM +0000, Bertrand Marquis wrote:
>>>>> Hi Roger,
>>>>>
>>>>>> On 17 Nov 2021, at 09:53, Roger Pau Monne <roger.pau@citrix.com> wrote:
>>>>>>
>>>>>> Document some of the relevant changes during the 4.16 release cycle,
>>>>>> likely more entries are missing.
>>>>>>
>>>>>> Signed-off-by: Roger Pau Monné <roger.pau@citrix.com>
>>>>>> ---
>>>>>> CHANGELOG.md | 11 +++++++++++
>>>>>> 1 file changed, 11 insertions(+)
>>>>>>
>>>>>> diff --git a/CHANGELOG.md b/CHANGELOG.md
>>>>>> index ad1a8c2bc2..8b0bdd9cf0 100644
>>>>>> --- a/CHANGELOG.md
>>>>>> +++ b/CHANGELOG.md
>>>>>> @@ -21,6 +21,17 @@ The format is based on [Keep a Changelog](https://keepachangelog.com/en/1.0.0/)
>>>>>> - qemu-traditional based device models (both, qemu-traditional and ioemu-stubdom) will
>>>>>>   no longer be built per default. In order to be able to use those, configure needs to
>>>>>>   be called with "--enable-qemu-traditional" as parameter.
>>>>>> + - Fixes for credit2 scheduler stability in corner case conditions.
>>>>>> + - Ongoing improvements in the hypervisor build system.
>>>>>> + - vtpmmgr miscellaneous fixes in preparation for TPM 2.0 support.
>>>>>> + - 32bit PV guests only supported in shim mode.
>>>>>> + - Improved PVH dom0 debug key handling.
>>>>>> + - Fix booting on some Intel systems without a PIT (i8254).
>>>>>
>>>>> Missing:
>>>>> - cpu ID sanitization on arm64
>>>>> - fix 32/64bit vreg emulation on arm64
>>>>
>>>> Can I get a bit more information about those items? Just a pointer to
>>>> the commit messages would be helpful so that I can try to write a more
>>>> comprehensive entry (or maybe it's just me not knowing anything about
>>>> Arm that fails to understand it).
>>>
>>> I agree, the text is not quite clear, I will try to come with a better one.
>>> In the meantime here is are links to the series:
>>> https://patchwork.kernel.org/project/xen-devel/list/?series=535805&state=*
>>> https://patchwork.kernel.org/project/xen-devel/list/?series=477151&archive=both
>>
>> Thanks. I've added:
>>
>> - CPU feature leveling on arm64 platform with heterogeneous cores.
> Yes
>> - Handle register accesses as 32/64bit on Arm depending on the processor
>>    bitness.
> 
> I would say:
> - Fix coprocessor register accesses on Arm to use the proper 32/64bit access size.

I would suggest s/coprocessor/system/ because the changes was targeting 
arm64.

Cheers,

-- 
Julien Grall