From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-10.1 required=3.0 tests=BAYES_00,DKIMWL_WL_HIGH, DKIM_SIGNED,DKIM_VALID,DKIM_VALID_AU,MAILING_LIST_MULTI,SIGNED_OFF_BY, SPF_HELO_NONE,SPF_PASS,URIBL_BLOCKED autolearn=ham autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id 27B71C2BB84 for ; Wed, 16 Sep 2020 20:47:01 +0000 (UTC) Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by mail.kernel.org (Postfix) with ESMTP id CC96120770 for ; Wed, 16 Sep 2020 20:47:00 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=kernel.org; s=default; t=1600289220; bh=mpAdHBdSMzoCqVev8/I8QdC32AN7Gx99N6kNTPpTi1I=; h=Date:From:To:Cc:Subject:In-Reply-To:References:List-ID:From; b=G8QV/kfZnahgmC+q3lWSOGQ4GsPFHXZI/SfcywIN5i2SWplTCgI767AxGPom0SwXZ w6AdtXSsYJdLvLMBuMIimls61V4YLrPVs1XZLHUQPXiUX5Nt6wJ8RkQOWcgShTHePa NygENrNhi4HXFUNVmoegumTE1lMIWTPN60Y6Uj30= Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1727555AbgIPUq6 (ORCPT ); Wed, 16 Sep 2020 16:46:58 -0400 Received: from mail.kernel.org ([198.145.29.99]:55590 "EHLO mail.kernel.org" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726690AbgIPRBX (ORCPT ); Wed, 16 Sep 2020 13:01:23 -0400 Received: from disco-boy.misterjones.org (disco-boy.misterjones.org [51.254.78.96]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by mail.kernel.org (Postfix) with ESMTPSA id F302C221F0; Wed, 16 Sep 2020 16:28:43 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=kernel.org; s=default; t=1600273724; bh=mpAdHBdSMzoCqVev8/I8QdC32AN7Gx99N6kNTPpTi1I=; h=Date:From:To:Cc:Subject:In-Reply-To:References:From; b=CjSGKgXW5qBH1DXUCssLzes7A7cgOMvTlufIoLz4NbatyTTkMh1yUDCPD5r+qetlO zinL0stoWd+oPuyeALmQUdPeLRKCBwN2UXzHdMMXHMV7gN1j/yg8uiIlTPnc+W5TcW efEBhn5RSsxA2FClxpq5U0Sg26f3OoT9u6TXrY7w= Received: from disco-boy.misterjones.org ([51.254.78.96] helo=www.loen.fr) by disco-boy.misterjones.org with esmtpsa (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128) (Exim 4.92) (envelope-from ) id 1kIaIU-00CNjN-2H; Wed, 16 Sep 2020 17:28:42 +0100 MIME-Version: 1.0 Content-Type: text/plain; charset=UTF-8; format=flowed Content-Transfer-Encoding: 8bit Date: Wed, 16 Sep 2020 17:28:42 +0100 From: Marc Zyngier To: Jon Hunter Cc: Sumit Garg , linus.walleij@linaro.org, Florian Fainelli , Russell King , Jason Cooper , Saravana Kannan , Andrew Lunn , Catalin Marinas , Gregory Clement , Bartlomiej Zolnierkiewicz , linux-kernel@vger.kernel.org, Krzysztof Kozlowski , Will Deacon , 'Linux Samsung SOC' , linux-tegra , Thomas Gleixner , kernel-team@android.com, Valentin Schneider , linux-arm-kernel@lists.infradead.org, Marek Szyprowski Subject: Re: [PATCH v3 08/16] irqchip/gic: Configure SGIs as standard interrupts In-Reply-To: <13c096832bd923f956ddd7db7e337857@kernel.org> References: <20200901144324.1071694-1-maz@kernel.org> <20200901144324.1071694-9-maz@kernel.org> <933bc43e-3cd7-10ec-b9ec-58afaa619fb7@nvidia.com> <3378cd07b92e87a24f1db75f708424ee@kernel.org> <13c096832bd923f956ddd7db7e337857@kernel.org> User-Agent: Roundcube Webmail/1.4.8 Message-ID: <5c2ec2bf156f27f2f1cde54611a98923@kernel.org> X-Sender: maz@kernel.org X-SA-Exim-Connect-IP: 51.254.78.96 X-SA-Exim-Rcpt-To: jonathanh@nvidia.com, sumit.garg@linaro.org, linus.walleij@linaro.org, f.fainelli@gmail.com, linux@arm.linux.org.uk, jason@lakedaemon.net, saravanak@google.com, andrew@lunn.ch, catalin.marinas@arm.com, gregory.clement@bootlin.com, b.zolnierkie@samsung.com, linux-kernel@vger.kernel.org, krzk@kernel.org, will@kernel.org, linux-samsung-soc@vger.kernel.org, linux-tegra@vger.kernel.org, tglx@linutronix.de, kernel-team@android.com, Valentin.Schneider@arm.com, linux-arm-kernel@lists.infradead.org, m.szyprowski@samsung.com X-SA-Exim-Mail-From: maz@kernel.org X-SA-Exim-Scanned: No (on disco-boy.misterjones.org); SAEximRunCond expanded to false Sender: linux-tegra-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-tegra@vger.kernel.org On 2020-09-16 17:22, Marc Zyngier wrote: > On 2020-09-16 16:58, Jon Hunter wrote: >> On 16/09/2020 16:55, Marc Zyngier wrote: >>> On 2020-09-16 16:46, Jon Hunter wrote: >>>> On 16/09/2020 16:10, Marc Zyngier wrote: >>>>> Hi Jon, >>>>> >>>>> +Linus, who is facing a similar issue. >>>>> >>>>> On 2020-09-16 15:16, Jon Hunter wrote: >>>>>> Hi Marc, >>>>>> >>>>>> On 14/09/2020 14:06, Marek Szyprowski wrote: >>>>>>> Hi Marc, >>>>>>> >>>>>>> On 01.09.2020 16:43, Marc Zyngier wrote: >>>>>>>> Change the way we deal with GIC SGIs by turning them into proper >>>>>>>> IRQs, and calling into the arch code to register the interrupt >>>>>>>> range >>>>>>>> instead of a callback. >>>>>>>> >>>>>>>> Reviewed-by: Valentin Schneider >>>>>>>> Signed-off-by: Marc Zyngier >>>>>>> This patch landed in linux next-20200914 as commit ac063232d4b0 >>>>>>> ("irqchip/gic: Configure SGIs as standard interrupts"). Sadly it >>>>>>> breaks >>>>>>> booting of all Samsung Exynos 4210/4412 based boards (dual/quad >>>>>>> ARM >>>>>>> Cortex A9 based). Here are the last lines from the bootlog: >>>>>> >>>>>> I am observing the same thing on several Tegra boards (both arm >>>>>> and >>>>>> arm64). Bisect is pointing to this commit. Reverting this alone >>>>>> does >>>>>> not >>>>>> appear to be enough to fix the issue. >>>>> >>>>> Right, I am just massively by the GICv3 spec, and failed to >>>>> remember >>>>> that ye olde GIC exposes the source CPU in AIR *and* wants it back, >>>>> while >>>>> newer GICs deal with that transparently. >>>>> >>>>> Can you try the patch below and let me know? >>>> >>>> Yes will do. >>>> >>>>> @@ -365,14 +354,13 @@ static void __exception_irq_entry >>>>> gic_handle_irq(struct pt_regs *regs) >>>>>              smp_rmb(); >>>>> >>>>>              /* >>>>> -             * Samsung's funky GIC encodes the source CPU in >>>>> -             * GICC_IAR, leading to the deactivation to fail if >>>>> -             * not written back as is to GICC_EOI.  Stash the >>>>> -             * INTID away for gic_eoi_irq() to write back. >>>>> -             * This only works because we don't nest SGIs... >>>>> +             * The GIC encodes the source CPU in GICC_IAR, >>>>> +             * leading to the deactivation to fail if not >>>>> +             * written back as is to GICC_EOI.  Stash the INTID >>>>> +             * away for gic_eoi_irq() to write back.  This only >>>>> +             * works because we don't nest SGIs... >>>>>               */ >>>>> -            if (is_frankengic()) >>>>> -                set_sgi_intid(irqstat); >>>>> +            this_cpu_write(sgi_intid, intid); >>>> >>>> I assume that it should be irqstat here and not intid? >>> >>> Indeed. As you can tell, I haven't even tried to compile it, sorry >>> about >>> that. >> >> No worries, I got the gist. However, even with this change, it still >> does not boot :-( > > Do you boot form EL2? If so, you'd also need this: > > static void gic_eoimode1_eoi_irq(struct irq_data *d) > { > + u32 hwirq = gic_irq(d); > + > /* Do not deactivate an IRQ forwarded to a vcpu. */ > if (irqd_is_forwarded_to_vcpu(d)) > return; > > + if (hwirq < 16) > + hwirq = this_cpu_read(sgi_intid); > + > writel_relaxed(gic_irq(d), gic_cpu_base(d) + GIC_CPU_DEACTIVATE); > } Make it that instead: static void gic_eoimode1_eoi_irq(struct irq_data *d) { + u32 hwirq = gic_irq(d); + /* Do not deactivate an IRQ forwarded to a vcpu. */ if (irqd_is_forwarded_to_vcpu(d)) return; - writel_relaxed(gic_irq(d), gic_cpu_base(d) + GIC_CPU_DEACTIVATE); + if (hwirq < 16) + hwirq = this_cpu_read(sgi_intid); + + writel_relaxed(hwirq, gic_cpu_base(d) + GIC_CPU_DEACTIVATE); } M. -- Jazz is not dead. It just smells funny... From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-10.0 required=3.0 tests=BAYES_00,DKIMWL_WL_HIGH, DKIM_SIGNED,DKIM_VALID,MAILING_LIST_MULTI,SIGNED_OFF_BY,SPF_HELO_NONE, SPF_PASS,URIBL_BLOCKED autolearn=ham autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id 38D13C433E2 for ; Wed, 16 Sep 2020 16:30:23 +0000 (UTC) Received: from merlin.infradead.org (merlin.infradead.org [205.233.59.134]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by mail.kernel.org (Postfix) with ESMTPS id 9AB3722275 for ; Wed, 16 Sep 2020 16:30:22 +0000 (UTC) Authentication-Results: mail.kernel.org; dkim=pass (2048-bit key) header.d=lists.infradead.org header.i=@lists.infradead.org header.b="aJq2CYwN"; dkim=fail reason="signature verification failed" (1024-bit key) header.d=kernel.org header.i=@kernel.org header.b="CjSGKgXW" DMARC-Filter: OpenDMARC Filter v1.3.2 mail.kernel.org 9AB3722275 Authentication-Results: mail.kernel.org; dmarc=fail (p=none dis=none) header.from=kernel.org Authentication-Results: mail.kernel.org; spf=none smtp.mailfrom=linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=merlin.20170209; h=Sender:Content-Type: Content-Transfer-Encoding:Cc:List-Subscribe:List-Help:List-Post:List-Archive: List-Unsubscribe:List-Id:Message-ID:References:In-Reply-To:Subject:To:From: Date:MIME-Version:Reply-To:Content-ID:Content-Description:Resent-Date: Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID:List-Owner; bh=1dWYqOkgwBSL/6KZ5zl92ZDH+CveMcv8+NUL2/cNDOM=; b=aJq2CYwNVYDwXsLP7qp/3/Ec2 70jTMQC8todfPC1Ve7rFLPvJSj7iQAy5oTXIjYno2suoxCLlm3tNPo3LJX1MAZ6zIQ17nLzOIDc0P FxO03aSLJf2H9pjhdNLZNIRc17TIZSSZLnG8jDuxJfArY/d/SE2i5DaPYzynu8kmwJRELqfCSTKoP 9nYWJGDdOLAffTgAYDXrWZWDPOiH8NoM789cd2sSDEcA9zS1l/TII+e1jgHpLqm8j+g7Jxuo/qXm5 nZBg4eMUmi1ov+LQqRVXEjsafIqcokfVlW5oliCMAYPvIHTIV/ylGs/xQbRO5ivnuJni2ozR/MI3P l0PQbTucA==; Received: from localhost ([::1] helo=merlin.infradead.org) by merlin.infradead.org with esmtp (Exim 4.92.3 #3 (Red Hat Linux)) id 1kIaIc-0006Sq-22; Wed, 16 Sep 2020 16:28:50 +0000 Received: from mail.kernel.org ([198.145.29.99]) by merlin.infradead.org with esmtps (Exim 4.92.3 #3 (Red Hat Linux)) id 1kIaIX-0006RH-2W for linux-arm-kernel@lists.infradead.org; Wed, 16 Sep 2020 16:28:46 +0000 Received: from disco-boy.misterjones.org (disco-boy.misterjones.org [51.254.78.96]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by mail.kernel.org (Postfix) with ESMTPSA id F302C221F0; Wed, 16 Sep 2020 16:28:43 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=kernel.org; s=default; t=1600273724; bh=mpAdHBdSMzoCqVev8/I8QdC32AN7Gx99N6kNTPpTi1I=; h=Date:From:To:Cc:Subject:In-Reply-To:References:From; b=CjSGKgXW5qBH1DXUCssLzes7A7cgOMvTlufIoLz4NbatyTTkMh1yUDCPD5r+qetlO zinL0stoWd+oPuyeALmQUdPeLRKCBwN2UXzHdMMXHMV7gN1j/yg8uiIlTPnc+W5TcW efEBhn5RSsxA2FClxpq5U0Sg26f3OoT9u6TXrY7w= Received: from disco-boy.misterjones.org ([51.254.78.96] helo=www.loen.fr) by disco-boy.misterjones.org with esmtpsa (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128) (Exim 4.92) (envelope-from ) id 1kIaIU-00CNjN-2H; Wed, 16 Sep 2020 17:28:42 +0100 MIME-Version: 1.0 Date: Wed, 16 Sep 2020 17:28:42 +0100 From: Marc Zyngier To: Jon Hunter Subject: Re: [PATCH v3 08/16] irqchip/gic: Configure SGIs as standard interrupts In-Reply-To: <13c096832bd923f956ddd7db7e337857@kernel.org> References: <20200901144324.1071694-1-maz@kernel.org> <20200901144324.1071694-9-maz@kernel.org> <933bc43e-3cd7-10ec-b9ec-58afaa619fb7@nvidia.com> <3378cd07b92e87a24f1db75f708424ee@kernel.org> <13c096832bd923f956ddd7db7e337857@kernel.org> User-Agent: Roundcube Webmail/1.4.8 Message-ID: <5c2ec2bf156f27f2f1cde54611a98923@kernel.org> X-Sender: maz@kernel.org X-SA-Exim-Connect-IP: 51.254.78.96 X-SA-Exim-Rcpt-To: jonathanh@nvidia.com, sumit.garg@linaro.org, linus.walleij@linaro.org, f.fainelli@gmail.com, linux@arm.linux.org.uk, jason@lakedaemon.net, saravanak@google.com, andrew@lunn.ch, catalin.marinas@arm.com, gregory.clement@bootlin.com, b.zolnierkie@samsung.com, linux-kernel@vger.kernel.org, krzk@kernel.org, will@kernel.org, linux-samsung-soc@vger.kernel.org, linux-tegra@vger.kernel.org, tglx@linutronix.de, kernel-team@android.com, Valentin.Schneider@arm.com, linux-arm-kernel@lists.infradead.org, m.szyprowski@samsung.com X-SA-Exim-Mail-From: maz@kernel.org X-SA-Exim-Scanned: No (on disco-boy.misterjones.org); SAEximRunCond expanded to false X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20200916_122845_463604_8EC77324 X-CRM114-Status: GOOD ( 21.61 ) X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: Sumit Garg , kernel-team@android.com, Florian Fainelli , Russell King , Jason Cooper , Saravana Kannan , Andrew Lunn , Catalin Marinas , linus.walleij@linaro.org, Bartlomiej Zolnierkiewicz , linux-kernel@vger.kernel.org, Krzysztof Kozlowski , Valentin Schneider , 'Linux Samsung SOC' , linux-tegra , Thomas Gleixner , Will Deacon , Gregory Clement , linux-arm-kernel@lists.infradead.org, Marek Szyprowski Content-Transfer-Encoding: base64 Content-Type: text/plain; charset="utf-8"; Format="flowed" Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org T24gMjAyMC0wOS0xNiAxNzoyMiwgTWFyYyBaeW5naWVyIHdyb3RlOgo+IE9uIDIwMjAtMDktMTYg MTY6NTgsIEpvbiBIdW50ZXIgd3JvdGU6Cj4+IE9uIDE2LzA5LzIwMjAgMTY6NTUsIE1hcmMgWnlu Z2llciB3cm90ZToKPj4+IE9uIDIwMjAtMDktMTYgMTY6NDYsIEpvbiBIdW50ZXIgd3JvdGU6Cj4+ Pj4gT24gMTYvMDkvMjAyMCAxNjoxMCwgTWFyYyBaeW5naWVyIHdyb3RlOgo+Pj4+PiBIaSBKb24s Cj4+Pj4+IAo+Pj4+PiArTGludXMsIHdobyBpcyBmYWNpbmcgYSBzaW1pbGFyIGlzc3VlLgo+Pj4+ PiAKPj4+Pj4gT24gMjAyMC0wOS0xNiAxNToxNiwgSm9uIEh1bnRlciB3cm90ZToKPj4+Pj4+IEhp IE1hcmMsCj4+Pj4+PiAKPj4+Pj4+IE9uIDE0LzA5LzIwMjAgMTQ6MDYsIE1hcmVrIFN6eXByb3dz a2kgd3JvdGU6Cj4+Pj4+Pj4gSGkgTWFyYywKPj4+Pj4+PiAKPj4+Pj4+PiBPbiAwMS4wOS4yMDIw IDE2OjQzLCBNYXJjIFp5bmdpZXIgd3JvdGU6Cj4+Pj4+Pj4+IENoYW5nZSB0aGUgd2F5IHdlIGRl YWwgd2l0aCBHSUMgU0dJcyBieSB0dXJuaW5nIHRoZW0gaW50byBwcm9wZXIKPj4+Pj4+Pj4gSVJR cywgYW5kIGNhbGxpbmcgaW50byB0aGUgYXJjaCBjb2RlIHRvIHJlZ2lzdGVyIHRoZSBpbnRlcnJ1 cHQgCj4+Pj4+Pj4+IHJhbmdlCj4+Pj4+Pj4+IGluc3RlYWQgb2YgYSBjYWxsYmFjay4KPj4+Pj4+ Pj4gCj4+Pj4+Pj4+IFJldmlld2VkLWJ5OiBWYWxlbnRpbiBTY2huZWlkZXIgPHZhbGVudGluLnNj aG5laWRlckBhcm0uY29tPgo+Pj4+Pj4+PiBTaWduZWQtb2ZmLWJ5OiBNYXJjIFp5bmdpZXIgPG1h ekBrZXJuZWwub3JnPgo+Pj4+Pj4+IFRoaXMgcGF0Y2ggbGFuZGVkIGluIGxpbnV4IG5leHQtMjAy MDA5MTQgYXMgY29tbWl0IGFjMDYzMjMyZDRiMAo+Pj4+Pj4+ICgiaXJxY2hpcC9naWM6IENvbmZp Z3VyZSBTR0lzIGFzIHN0YW5kYXJkIGludGVycnVwdHMiKS4gU2FkbHkgaXQKPj4+Pj4+PiBicmVh a3MKPj4+Pj4+PiBib290aW5nIG9mIGFsbCBTYW1zdW5nIEV4eW5vcyA0MjEwLzQ0MTIgYmFzZWQg Ym9hcmRzIChkdWFsL3F1YWQgCj4+Pj4+Pj4gQVJNCj4+Pj4+Pj4gQ29ydGV4IEE5IGJhc2VkKS4g SGVyZSBhcmUgdGhlIGxhc3QgbGluZXMgZnJvbSB0aGUgYm9vdGxvZzoKPj4+Pj4+IAo+Pj4+Pj4g SSBhbSBvYnNlcnZpbmcgdGhlIHNhbWUgdGhpbmcgb24gc2V2ZXJhbCBUZWdyYSBib2FyZHMgKGJv dGggYXJtIAo+Pj4+Pj4gYW5kCj4+Pj4+PiBhcm02NCkuIEJpc2VjdCBpcyBwb2ludGluZyB0byB0 aGlzIGNvbW1pdC4gUmV2ZXJ0aW5nIHRoaXMgYWxvbmUgCj4+Pj4+PiBkb2VzCj4+Pj4+PiBub3QK Pj4+Pj4+IGFwcGVhciB0byBiZSBlbm91Z2ggdG8gZml4IHRoZSBpc3N1ZS4KPj4+Pj4gCj4+Pj4+ IFJpZ2h0LCBJIGFtIGp1c3QgbWFzc2l2ZWx5IGJ5IHRoZSBHSUN2MyBzcGVjLCBhbmQgZmFpbGVk IHRvIAo+Pj4+PiByZW1lbWJlcgo+Pj4+PiB0aGF0IHllIG9sZGUgR0lDIGV4cG9zZXMgdGhlIHNv dXJjZSBDUFUgaW4gQUlSICphbmQqIHdhbnRzIGl0IGJhY2ssCj4+Pj4+IHdoaWxlCj4+Pj4+IG5l d2VyIEdJQ3MgZGVhbCB3aXRoIHRoYXQgdHJhbnNwYXJlbnRseS4KPj4+Pj4gCj4+Pj4+IENhbiB5 b3UgdHJ5IHRoZSBwYXRjaCBiZWxvdyBhbmQgbGV0IG1lIGtub3c/Cj4+Pj4gCj4+Pj4gWWVzIHdp bGwgZG8uCj4+Pj4gCj4+Pj4+IEBAIC0zNjUsMTQgKzM1NCwxMyBAQCBzdGF0aWMgdm9pZCBfX2V4 Y2VwdGlvbl9pcnFfZW50cnkKPj4+Pj4gZ2ljX2hhbmRsZV9pcnEoc3RydWN0IHB0X3JlZ3MgKnJl Z3MpCj4+Pj4+IMKgwqDCoMKgwqDCoMKgwqDCoMKgwqDCoCBzbXBfcm1iKCk7Cj4+Pj4+IAo+Pj4+ PiDCoMKgwqDCoMKgwqDCoMKgwqDCoMKgwqAgLyoKPj4+Pj4gLcKgwqDCoMKgwqDCoMKgwqDCoMKg wqDCoCAqIFNhbXN1bmcncyBmdW5reSBHSUMgZW5jb2RlcyB0aGUgc291cmNlIENQVSBpbgo+Pj4+ PiAtwqDCoMKgwqDCoMKgwqDCoMKgwqDCoMKgICogR0lDQ19JQVIsIGxlYWRpbmcgdG8gdGhlIGRl YWN0aXZhdGlvbiB0byBmYWlsIGlmCj4+Pj4+IC3CoMKgwqDCoMKgwqDCoMKgwqDCoMKgwqAgKiBu b3Qgd3JpdHRlbiBiYWNrIGFzIGlzIHRvIEdJQ0NfRU9JLsKgIFN0YXNoIHRoZQo+Pj4+PiAtwqDC oMKgwqDCoMKgwqDCoMKgwqDCoMKgICogSU5USUQgYXdheSBmb3IgZ2ljX2VvaV9pcnEoKSB0byB3 cml0ZSBiYWNrLgo+Pj4+PiAtwqDCoMKgwqDCoMKgwqDCoMKgwqDCoMKgICogVGhpcyBvbmx5IHdv cmtzIGJlY2F1c2Ugd2UgZG9uJ3QgbmVzdCBTR0lzLi4uCj4+Pj4+ICvCoMKgwqDCoMKgwqDCoMKg wqDCoMKgwqAgKiBUaGUgR0lDIGVuY29kZXMgdGhlIHNvdXJjZSBDUFUgaW4gR0lDQ19JQVIsCj4+ Pj4+ICvCoMKgwqDCoMKgwqDCoMKgwqDCoMKgwqAgKiBsZWFkaW5nIHRvIHRoZSBkZWFjdGl2YXRp b24gdG8gZmFpbCBpZiBub3QKPj4+Pj4gK8KgwqDCoMKgwqDCoMKgwqDCoMKgwqDCoCAqIHdyaXR0 ZW4gYmFjayBhcyBpcyB0byBHSUNDX0VPSS7CoCBTdGFzaCB0aGUgSU5USUQKPj4+Pj4gK8KgwqDC oMKgwqDCoMKgwqDCoMKgwqDCoCAqIGF3YXkgZm9yIGdpY19lb2lfaXJxKCkgdG8gd3JpdGUgYmFj ay7CoCBUaGlzIG9ubHkKPj4+Pj4gK8KgwqDCoMKgwqDCoMKgwqDCoMKgwqDCoCAqIHdvcmtzIGJl Y2F1c2Ugd2UgZG9uJ3QgbmVzdCBTR0lzLi4uCj4+Pj4+IMKgwqDCoMKgwqDCoMKgwqDCoMKgwqDC oMKgICovCj4+Pj4+IC3CoMKgwqDCoMKgwqDCoMKgwqDCoMKgIGlmIChpc19mcmFua2VuZ2ljKCkp Cj4+Pj4+IC3CoMKgwqDCoMKgwqDCoMKgwqDCoMKgwqDCoMKgwqAgc2V0X3NnaV9pbnRpZChpcnFz dGF0KTsKPj4+Pj4gK8KgwqDCoMKgwqDCoMKgwqDCoMKgwqAgdGhpc19jcHVfd3JpdGUoc2dpX2lu dGlkLCBpbnRpZCk7Cj4+Pj4gCj4+Pj4gSSBhc3N1bWUgdGhhdCBpdCBzaG91bGQgYmUgaXJxc3Rh dCBoZXJlIGFuZCBub3QgaW50aWQ/Cj4+PiAKPj4+IEluZGVlZC4gQXMgeW91IGNhbiB0ZWxsLCBJ IGhhdmVuJ3QgZXZlbiB0cmllZCB0byBjb21waWxlIGl0LCBzb3JyeSAKPj4+IGFib3V0Cj4+PiB0 aGF0Lgo+PiAKPj4gTm8gd29ycmllcywgSSBnb3QgdGhlIGdpc3QuIEhvd2V2ZXIsIGV2ZW4gd2l0 aCB0aGlzIGNoYW5nZSwgaXQgc3RpbGwKPj4gZG9lcyBub3QgYm9vdCA6LSgKPiAKPiBEbyB5b3Ug Ym9vdCBmb3JtIEVMMj8gSWYgc28sIHlvdSdkIGFsc28gbmVlZCB0aGlzOgo+IAo+ICBzdGF0aWMg dm9pZCBnaWNfZW9pbW9kZTFfZW9pX2lycShzdHJ1Y3QgaXJxX2RhdGEgKmQpCj4gIHsKPiArCXUz MiBod2lycSA9IGdpY19pcnEoZCk7Cj4gKwo+ICAJLyogRG8gbm90IGRlYWN0aXZhdGUgYW4gSVJR IGZvcndhcmRlZCB0byBhIHZjcHUuICovCj4gIAlpZiAoaXJxZF9pc19mb3J3YXJkZWRfdG9fdmNw dShkKSkKPiAgCQlyZXR1cm47Cj4gCj4gKwlpZiAoaHdpcnEgPCAxNikKPiArCQlod2lycSA9IHRo aXNfY3B1X3JlYWQoc2dpX2ludGlkKTsKPiArCj4gIAl3cml0ZWxfcmVsYXhlZChnaWNfaXJxKGQp LCBnaWNfY3B1X2Jhc2UoZCkgKyBHSUNfQ1BVX0RFQUNUSVZBVEUpOwo+ICB9CgpNYWtlIGl0IHRo YXQgaW5zdGVhZDoKCiAgc3RhdGljIHZvaWQgZ2ljX2VvaW1vZGUxX2VvaV9pcnEoc3RydWN0IGly cV9kYXRhICpkKQogIHsKKwl1MzIgaHdpcnEgPSBnaWNfaXJxKGQpOworCiAgCS8qIERvIG5vdCBk ZWFjdGl2YXRlIGFuIElSUSBmb3J3YXJkZWQgdG8gYSB2Y3B1LiAqLwogIAlpZiAoaXJxZF9pc19m b3J3YXJkZWRfdG9fdmNwdShkKSkKICAJCXJldHVybjsKCi0Jd3JpdGVsX3JlbGF4ZWQoZ2ljX2ly cShkKSwgZ2ljX2NwdV9iYXNlKGQpICsgR0lDX0NQVV9ERUFDVElWQVRFKTsKKwlpZiAoaHdpcnEg PCAxNikKKwkJaHdpcnEgPSB0aGlzX2NwdV9yZWFkKHNnaV9pbnRpZCk7CisKKwl3cml0ZWxfcmVs YXhlZChod2lycSwgZ2ljX2NwdV9iYXNlKGQpICsgR0lDX0NQVV9ERUFDVElWQVRFKTsKICB9CgoK ICAgICAgICAgTS4KLS0gCkphenogaXMgbm90IGRlYWQuIEl0IGp1c3Qgc21lbGxzIGZ1bm55Li4u CgpfX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fXwpsaW51eC1h cm0ta2VybmVsIG1haWxpbmcgbGlzdApsaW51eC1hcm0ta2VybmVsQGxpc3RzLmluZnJhZGVhZC5v cmcKaHR0cDovL2xpc3RzLmluZnJhZGVhZC5vcmcvbWFpbG1hbi9saXN0aW5mby9saW51eC1hcm0t a2VybmVsCg==