From mboxrd@z Thu Jan 1 00:00:00 1970 From: Peter Ujfalusi Subject: Re: [PATCH 4/4] ARM: dts: am335x: Move l4 child devices to probe them with ti-sysc Date: Tue, 27 Nov 2018 15:03:17 +0200 Message-ID: <612b09a4-5007-39bf-becb-66fdca9d6d41@ti.com> References: <20180925000545.22931-1-tony@atomide.com> <20180925000545.22931-5-tony@atomide.com> Mime-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: base64 Return-path: In-Reply-To: <20180925000545.22931-5-tony@atomide.com> Content-Language: en-US List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+linux-arm-kernel=m.gmane.org@lists.infradead.org To: Tony Lindgren , linux-omap@vger.kernel.org Cc: devicetree@vger.kernel.org, Dave Gerlach , Keerthy , Tero Kristo , =?UTF-8?Q?Beno=c3=aet_Cousson?= , linux-arm-kernel@lists.infradead.org List-Id: devicetree@vger.kernel.org SGkgVG9ueSwKCk9uIDI1LzA5LzIwMTggMy4wNSwgVG9ueSBMaW5kZ3JlbiB3cm90ZToKPiBXaXRo IGw0IGludGVyY29ubmVjdCBoaWVyYXJjaHkgYW5kIHRpLXN5c2MgaW50ZXJjb25uZWN0IHRhcmdl dCBtb2R1bGUKPiBkYXRhIGluIHBsYWNlLCB3ZSBjYW4gc2ltcGx5IG1vdmUgYWxsIHRoZSByZWxh dGVkIGNoaWxkIGRldmljZXMgdG8KPiB0aGVpciBwcm9wZXIgbG9jYXRpb24gYW5kIGVuYWJsZSBw cm9iaW5nIHVzaW5nIHRpLXN5c2MuCj4gCj4gSW4gZ2VuZXJhbCB0aGUgZmlyc3QgY2hpbGQgZGV2 aWNlIGFkZHJlc3MgcmFuZ2Ugc3RhcnRzIGF0IHJhbmdlIDAKPiBmcm9tIHRoZSB0aS1zeXNjIGlu dGVyY29ubmVjdCB0YXJnZXQgc28gdGhlIG1vdmUgaW52b2x2ZXMgYWRqdXN0aW5nCj4gdGhlIGNo aWxkIGRldmljZSByZWcgcHJvcGVydGllcyBmb3IgdGhhdC4KPiAKPiBJbiBjYXNlIG9mIGFueSBy ZWdyZXNzaW9ucywgcHJvYmxlbSBkZXZpY2VzIGNhbiBiZSByZXZlcnRlZCB0byBwcm9iZQo+IHdp dGggbGVnYWN5IHBsYXRmb3JtIGRhdGEgYXMgbmVlZGVkIGJ5IG1vdmluZyB0aGVtIGJhY2sgYW5k IHJlbW92aW5nCj4gdGhlIHJlbGF0ZWQgaW50ZXJjb25uZWN0IHRhcmdldCBtb2R1bGUgbm9kZS4K PiAKPiBOb3RlIHRoYXQgd2UgYXJlIG5vdCB5ZXQgbW92aW5nIGRzcyBvciB3a3VwX20zLCB0aG9z ZSB3aWxsIGJlIG1vdmVkCj4gbGF0ZXIgYWZ0ZXIgc29tZSByZWxhdGVkIGRyaXZlciBjaGFuZ2Vz LgoKUmV2ZXJ0aW5nIHRoaXMgcGF0Y2ggaW4gbGludXgtbmV4dCBtYWtlcyBhdWRpbyB3b3JraW5n IGFnYWluIG9uIGFtMzM1eAooYmIgd2hpdGUgKyBhdWRpbyBjYXBlKSA6bwoKV2l0aG91dCByZXZl cnQgdGhlIE1jQVNQIEZJRk8gd291bGQgY29uc3RhbnRseSB1bmRlcmZsb3cuCgpNZW1jcHkgdGVz dCB2aWEgZG1hdGVzdCB3b3JrcyB3aXRoIEVETUEKCj4gCj4gQ2M6IERhdmUgR2VybGFjaCA8ZC1n ZXJsYWNoQHRpLmNvbT4KPiBDYzogS2VlcnRoeSA8ai1rZWVydGh5QHRpLmNvbT4KPiBDYzogVGVy byBLcmlzdG8gPHQta3Jpc3RvQHRpLmNvbT4KPiBTaWduZWQtb2ZmLWJ5OiBUb255IExpbmRncmVu IDx0b255QGF0b21pZGUuY29tPgo+IC0tLQo+ICBhcmNoL2FybS9ib290L2R0cy9hbTMzNXgtc2hj LmR0cyB8ICAgMiArLQo+ICBhcmNoL2FybS9ib290L2R0cy9hbTMzeHgtbDQuZHRzaSB8IDYxMyAr KysrKysrKysrKysrKysrKysrKysrKysrKysrKy0KPiAgYXJjaC9hcm0vYm9vdC9kdHMvYW0zM3h4 LmR0c2kgICAgfCA2MjMgKy0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLQo+ICAzIGZpbGVz IGNoYW5nZWQsIDYxNCBpbnNlcnRpb25zKCspLCA2MjQgZGVsZXRpb25zKC0pCj4gCj4gZGlmZiAt LWdpdCBhL2FyY2gvYXJtL2Jvb3QvZHRzL2FtMzM1eC1zaGMuZHRzIGIvYXJjaC9hcm0vYm9vdC9k dHMvYW0zMzV4LXNoYy5kdHMKPiAtLS0gYS9hcmNoL2FybS9ib290L2R0cy9hbTMzNXgtc2hjLmR0 cwo+ICsrKyBiL2FyY2gvYXJtL2Jvb3QvZHRzL2FtMzM1eC1zaGMuZHRzCj4gQEAgLTIwNSw3ICsy MDUsNyBAQAo+ICAJcGluY3RybC0xID0gPCZjcHN3X3NsZWVwPjsKPiAgCXN0YXR1cyA9ICJva2F5 IjsKPiAgCXNsYXZlcyA9IDwxPjsKPiAtCWNwc3dfZW1hYzA6IHNsYXZlQDRhMTAwMjAwICB7Cj4g KwljcHN3X2VtYWMwOiBzbGF2ZUAyMDAgewo+ICAJCXBoeS1tb2RlID0gIm1paSI7Cj4gIAkJcGh5 LWhhbmRsZSA9IDwmZXRoZXJuZXRwaHkwPjsKPiAgCX07Cj4gZGlmZiAtLWdpdCBhL2FyY2gvYXJt L2Jvb3QvZHRzL2FtMzN4eC1sNC5kdHNpIGIvYXJjaC9hcm0vYm9vdC9kdHMvYW0zM3h4LWw0LmR0 c2kKPiAtLS0gYS9hcmNoL2FybS9ib290L2R0cy9hbTMzeHgtbDQuZHRzaQo+ICsrKyBiL2FyY2gv YXJtL2Jvb3QvZHRzL2FtMzN4eC1sNC5kdHNpCj4gQEAgLTMxLDExICszMSwxMyBAQAo+ICAJCQkg PDB4MDAwODIwMDAgMHgwMDE4MjAwMCAweDAwMTAwMD47CS8qIGFwIDcgKi8KPiAgCj4gIAkJdGFy Z2V0LW1vZHVsZUAwIHsJCQkvKiAweDQ0ZDAwMDAwLCBhcCA0IDI4LjAgKi8KPiAtCQkJY29tcGF0 aWJsZSA9ICJ0aSxzeXNjIjsKPiAtCQkJc3RhdHVzID0gImRpc2FibGVkIjsKPiArCQkJY29tcGF0 aWJsZSA9ICJ0aSxzeXNjLW9tYXA0IiwgInRpLHN5c2MiOwo+ICsJCQlyZWcgPSA8MHgwIDB4ND47 Cj4gKwkJCXJlZy1uYW1lcyA9ICJyZXYiOwo+ICAJCQkjYWRkcmVzcy1jZWxscyA9IDwxPjsKPiAg CQkJI3NpemUtY2VsbHMgPSA8MT47Cj4gIAkJCXJhbmdlcyA9IDwweDAgMHgwIDB4NDAwMD47Cj4g KwkJCXN0YXR1cyA9ICJkaXNhYmxlZCI7Cj4gIAkJfTsKPiAgCj4gIAkJdGFyZ2V0LW1vZHVsZUA4 MDAwMCB7CQkJLyogMHg0NGQ4MDAwMCwgYXAgNiAxMC4wICovCj4gQEAgLTg1LDExICs4NywyOCBA QAo+ICAJCQkgPDB4MDAwODAwMDAgMHgwMDI4MDAwMCAweDAwMTAwMD47CS8qIGFwIDM5ICovCj4g IAo+ICAJCXRhcmdldC1tb2R1bGVAMCB7CQkJLyogMHg0NGUwMDAwMCwgYXAgOCA1OC4wICovCj4g LQkJCWNvbXBhdGlibGUgPSAidGksc3lzYyI7Cj4gLQkJCXN0YXR1cyA9ICJkaXNhYmxlZCI7Cj4g KwkJCWNvbXBhdGlibGUgPSAidGksc3lzYy1vbWFwNCIsICJ0aSxzeXNjIjsKPiArCQkJcmVnID0g PDAgMHg0PjsKPiArCQkJcmVnLW5hbWVzID0gInJldiI7Cj4gIAkJCSNhZGRyZXNzLWNlbGxzID0g PDE+Owo+ICAJCQkjc2l6ZS1jZWxscyA9IDwxPjsKPiAgCQkJcmFuZ2VzID0gPDB4MCAweDAgMHgy MDAwPjsKPiArCj4gKwkJCXByY206IHByY21AMCB7Cj4gKwkJCQljb21wYXRpYmxlID0gInRpLGFt My1wcmNtIiwgInNpbXBsZS1idXMiOwo+ICsJCQkJcmVnID0gPDAgMHgyMDAwPjsKPiArCQkJCSNh ZGRyZXNzLWNlbGxzID0gPDE+Owo+ICsJCQkJI3NpemUtY2VsbHMgPSA8MT47Cj4gKwkJCQlyYW5n ZXMgPSA8MCAwIDB4MjAwMD47Cj4gKwo+ICsJCQkJcHJjbV9jbG9ja3M6IGNsb2NrcyB7Cj4gKwkJ CQkJI2FkZHJlc3MtY2VsbHMgPSA8MT47Cj4gKwkJCQkJI3NpemUtY2VsbHMgPSA8MD47Cj4gKwkJ CQl9Owo+ICsKPiArCQkJCXByY21fY2xvY2tkb21haW5zOiBjbG9ja2RvbWFpbnMgewo+ICsJCQkJ fTsKPiArCQkJfTsKPiAgCQl9Owo+ICAKPiAgCQl0YXJnZXQtbW9kdWxlQDMwMDAgewkJCS8qIDB4 NDRlMDMwMDAsIGFwIDEwIDBhLjAgKi8KPiBAQCAtMTMwLDYgKzE0OSwxNiBAQAo+ICAJCQkjYWRk cmVzcy1jZWxscyA9IDwxPjsKPiAgCQkJI3NpemUtY2VsbHMgPSA8MT47Cj4gIAkJCXJhbmdlcyA9 IDwweDAgMHg3MDAwIDB4MTAwMD47Cj4gKwo+ICsJCQlncGlvMDogZ3Bpb0AwIHsKPiArCQkJCWNv bXBhdGlibGUgPSAidGksb21hcDQtZ3BpbyI7Cj4gKwkJCQlncGlvLWNvbnRyb2xsZXI7Cj4gKwkJ CQkjZ3Bpby1jZWxscyA9IDwyPjsKPiArCQkJCWludGVycnVwdC1jb250cm9sbGVyOwo+ICsJCQkJ I2ludGVycnVwdC1jZWxscyA9IDwyPjsKPiArCQkJCXJlZyA9IDwweDAgMHgxMDAwPjsKPiArCQkJ CWludGVycnVwdHMgPSA8OTY+Owo+ICsJCQl9Owo+ICAJCX07Cj4gIAo+ICAJCXRhcmdldC1tb2R1 bGVAOTAwMCB7CQkJLyogMHg0NGUwOTAwMCwgYXAgMTYgMDQuMCAqLwo+IEBAIC0xNTIsNiArMTgx LDE2IEBACj4gIAkJCSNhZGRyZXNzLWNlbGxzID0gPDE+Owo+ICAJCQkjc2l6ZS1jZWxscyA9IDwx PjsKPiAgCQkJcmFuZ2VzID0gPDB4MCAweDkwMDAgMHgxMDAwPjsKPiArCj4gKwkJCXVhcnQwOiBz ZXJpYWxAMCB7Cj4gKwkJCQljb21wYXRpYmxlID0gInRpLGFtMzM1Mi11YXJ0IiwgInRpLG9tYXAz LXVhcnQiOwo+ICsJCQkJY2xvY2stZnJlcXVlbmN5ID0gPDQ4MDAwMDAwPjsKPiArCQkJCXJlZyA9 IDwweDAgMHgyMDAwPjsKPiArCQkJCWludGVycnVwdHMgPSA8NzI+Owo+ICsJCQkJc3RhdHVzID0g ImRpc2FibGVkIjsKPiArCQkJCWRtYXMgPSA8JmVkbWEgMjYgMD4sIDwmZWRtYSAyNyAwPjsKPiAr CQkJCWRtYS1uYW1lcyA9ICJ0eCIsICJyeCI7Cj4gKwkJCX07Cj4gIAkJfTsKPiAgCj4gIAkJdGFy Z2V0LW1vZHVsZUBiMDAwIHsJCQkvKiAweDQ0ZTBiMDAwLCBhcCAxOCA0OC4wICovCj4gQEAgLTE3 Niw2ICsyMTUsMTUgQEAKPiAgCQkJI2FkZHJlc3MtY2VsbHMgPSA8MT47Cj4gIAkJCSNzaXplLWNl bGxzID0gPDE+Owo+ICAJCQlyYW5nZXMgPSA8MHgwIDB4YjAwMCAweDEwMDA+Owo+ICsKPiArCQkJ aTJjMDogaTJjQDAgewo+ICsJCQkJY29tcGF0aWJsZSA9ICJ0aSxvbWFwNC1pMmMiOwo+ICsJCQkJ I2FkZHJlc3MtY2VsbHMgPSA8MT47Cj4gKwkJCQkjc2l6ZS1jZWxscyA9IDwwPjsKPiArCQkJCXJl ZyA9IDwweDAgMHgxMDAwPjsKPiArCQkJCWludGVycnVwdHMgPSA8NzA+Owo+ICsJCQkJc3RhdHVz ID0gImRpc2FibGVkIjsKPiArCQkJfTsKPiAgCQl9Owo+ICAKPiAgCQl0YXJnZXQtbW9kdWxlQGQw MDAgewkJCS8qIDB4NDRlMGQwMDAsIGFwIDIwIDM4LjAgKi8KPiBAQCAtMTk1LDE1ICsyNDMsOTAg QEAKPiAgCQkJI3NpemUtY2VsbHMgPSA8MT47Cj4gIAkJCXJhbmdlcyA9IDwweDAwMDAwMDAwIDB4 MDAwMGQwMDAgMHgwMDAwMTAwMD4sCj4gIAkJCQkgPDB4MDAwMDEwMDAgMHgwMDAwZTAwMCAweDAw MDAxMDAwPjsKPiArCj4gKwkJCQl0c2NhZGM6IHRzY2FkY0AwIHsKPiArCQkJCQljb21wYXRpYmxl ID0gInRpLGFtMzM1OS10c2NhZGMiOwo+ICsJCQkJCXJlZyA9IDwweDAgMHgxMDAwPjsKPiArCQkJ CQlpbnRlcnJ1cHRzID0gPDE2PjsKPiArCQkJCQlzdGF0dXMgPSAiZGlzYWJsZWQiOwo+ICsJCQkJ CWRtYXMgPSA8JmVkbWEgNTMgMD4sIDwmZWRtYSA1NyAwPjsKPiArCQkJCQlkbWEtbmFtZXMgPSAi ZmlmbzAiLCAiZmlmbzEiOwo+ICsKPiArCQkJCQl0c2Mgewo+ICsJCQkJCQljb21wYXRpYmxlID0g InRpLGFtMzM1OS10c2MiOwo+ICsJCQkJCX07Cj4gKwkJCQkJYW0zMzV4X2FkYzogYWRjIHsKPiAr CQkJCQkJI2lvLWNoYW5uZWwtY2VsbHMgPSA8MT47Cj4gKwkJCQkJCWNvbXBhdGlibGUgPSAidGks YW0zMzU5LWFkYyI7Cj4gKwkJCQkJfTsKPiArCQkJCX07Cj4gIAkJfTsKPiAgCj4gIAkJdGFyZ2V0 LW1vZHVsZUAxMDAwMCB7CQkJLyogMHg0NGUxMDAwMCwgYXAgMjIgMGMuMCAqLwo+IC0JCQljb21w YXRpYmxlID0gInRpLHN5c2MiOwo+IC0JCQlzdGF0dXMgPSAiZGlzYWJsZWQiOwo+ICsJCQljb21w YXRpYmxlID0gInRpLHN5c2Mtb21hcDQiLCAidGksc3lzYyI7Cj4gKwkJCXJlZyA9IDwweDEwMDAw IDB4ND47Cj4gKwkJCXJlZy1uYW1lcyA9ICJyZXYiOwo+ICAJCQkjYWRkcmVzcy1jZWxscyA9IDwx PjsKPiAgCQkJI3NpemUtY2VsbHMgPSA8MT47Cj4gIAkJCXJhbmdlcyA9IDwweDAwMDAwMDAwIDB4 MDAwMTAwMDAgMHgwMDAxMDAwMD4sCj4gIAkJCQkgPDB4MDAwMTAwMDAgMHgwMDAyMDAwMCAweDAw MDEwMDAwPjsKPiArCj4gKwkJCXNjbTogc2NtQDAgewo+ICsJCQkJY29tcGF0aWJsZSA9ICJ0aSxh bTMtc2NtIiwgInNpbXBsZS1idXMiOwo+ICsJCQkJcmVnID0gPDB4MCAweDIwMDA+Owo+ICsJCQkJ I2FkZHJlc3MtY2VsbHMgPSA8MT47Cj4gKwkJCQkjc2l6ZS1jZWxscyA9IDwxPjsKPiArCQkJCSNw aW5jdHJsLWNlbGxzID0gPDE+Owo+ICsJCQkJcmFuZ2VzID0gPDAgMCAweDIwMDA+Owo+ICsKPiAr CQkJCXBoeV9zZWw6IGNwc3ctcGh5LXNlbEA2NTAgewo+ICsJCQkJCWNvbXBhdGlibGUgPSAidGks YW0zMzUyLWNwc3ctcGh5LXNlbCI7Cj4gKwkJCQkJcmVnPSA8MHg2NTAgMHg0PjsKPiArCQkJCQly ZWctbmFtZXMgPSAiZ21paS1zZWwiOwo+ICsJCQkJfTsKPiArCj4gKwkJCQlhbTMzeHhfcGlubXV4 OiBwaW5tdXhAODAwIHsKPiArCQkJCQljb21wYXRpYmxlID0gInBpbmN0cmwtc2luZ2xlIjsKPiAr CQkJCQlyZWcgPSA8MHg4MDAgMHgyMzg+Owo+ICsJCQkJCSNhZGRyZXNzLWNlbGxzID0gPDE+Owo+ ICsJCQkJCSNzaXplLWNlbGxzID0gPDA+Owo+ICsJCQkJCSNwaW5jdHJsLWNlbGxzID0gPDE+Owo+ ICsJCQkJCXBpbmN0cmwtc2luZ2xlLHJlZ2lzdGVyLXdpZHRoID0gPDMyPjsKPiArCQkJCQlwaW5j dHJsLXNpbmdsZSxmdW5jdGlvbi1tYXNrID0gPDB4N2Y+Owo+ICsJCQkJfTsKPiArCj4gKwkJCQlz Y21fY29uZjogc2NtX2NvbmZAMCB7Cj4gKwkJCQkJY29tcGF0aWJsZSA9ICJzeXNjb24iLCAic2lt cGxlLWJ1cyI7Cj4gKwkJCQkJcmVnID0gPDB4MCAweDgwMD47Cj4gKwkJCQkJI2FkZHJlc3MtY2Vs bHMgPSA8MT47Cj4gKwkJCQkJI3NpemUtY2VsbHMgPSA8MT47Cj4gKwkJCQkJcmFuZ2VzID0gPDAg MCAweDgwMD47Cj4gKwo+ICsJCQkJCXNjbV9jbG9ja3M6IGNsb2NrcyB7Cj4gKwkJCQkJCSNhZGRy ZXNzLWNlbGxzID0gPDE+Owo+ICsJCQkJCQkjc2l6ZS1jZWxscyA9IDwwPjsKPiArCQkJCQl9Owo+ ICsJCQkJfTsKPiArCj4gKwkJCQl3a3VwX20zX2lwYzogd2t1cF9tM19pcGNAMTMyNCB7Cj4gKwkJ CQkJY29tcGF0aWJsZSA9ICJ0aSxhbTMzNTItd2t1cC1tMy1pcGMiOwo+ICsJCQkJCXJlZyA9IDww eDEzMjQgMHgyND47Cj4gKwkJCQkJaW50ZXJydXB0cyA9IDw3OD47Cj4gKwkJCQkJdGkscnByb2Mg PSA8JndrdXBfbTM+Owo+ICsJCQkJCW1ib3hlcyA9IDwmbWFpbGJveCAmbWJveF93a3VwbTM+Owo+ ICsJCQkJfTsKPiArCj4gKwkJCQllZG1hX3hiYXI6IGRtYS1yb3V0ZXJAZjkwIHsKPiArCQkJCQlj b21wYXRpYmxlID0gInRpLGFtMzM1eC1lZG1hLWNyb3NzYmFyIjsKPiArCQkJCQlyZWcgPSA8MHhm OTAgMHg0MD47Cj4gKwkJCQkJI2RtYS1jZWxscyA9IDwzPjsKPiArCQkJCQlkbWEtcmVxdWVzdHMg PSA8MzI+Owo+ICsJCQkJCWRtYS1tYXN0ZXJzID0gPCZlZG1hPjsKPiArCQkJCX07Cj4gKwo+ICsJ CQkJc2NtX2Nsb2NrZG9tYWluczogY2xvY2tkb21haW5zIHsKPiArCQkJCX07Cj4gKwkJCX07Cj4g IAkJfTsKPiAgCj4gIAkJdGFyZ2V0LW1vZHVsZUAzMTAwMCB7CQkJLyogMHg0NGUzMTAwMCwgYXAg MjUgNDAuMCAqLwo+IEBAIC0yMjYsNiArMzQ5LDE1IEBACj4gIAkJCSNhZGRyZXNzLWNlbGxzID0g PDE+Owo+ICAJCQkjc2l6ZS1jZWxscyA9IDwxPjsKPiAgCQkJcmFuZ2VzID0gPDB4MCAweDMxMDAw IDB4MTAwMD47Cj4gKwo+ICsJCQl0aW1lcjE6IHRpbWVyQDAgewo+ICsJCQkJY29tcGF0aWJsZSA9 ICJ0aSxhbTMzNXgtdGltZXItMW1zIjsKPiArCQkJCXJlZyA9IDwweDAgMHg0MDA+Owo+ICsJCQkJ aW50ZXJydXB0cyA9IDw2Nz47Cj4gKwkJCQl0aSx0aW1lci1hbHdvbjsKPiArCQkJCWNsb2NrcyA9 IDwmdGltZXIxX2Zjaz47Cj4gKwkJCQljbG9jay1uYW1lcyA9ICJmY2siOwo+ICsJCQl9Owo+ICAJ CX07Cj4gIAo+ICAJCXRhcmdldC1tb2R1bGVAMzMwMDAgewkJCS8qIDB4NDRlMzMwMDAsIGFwIDI3 IDE4LjAgKi8KPiBAQCAtMjU2LDYgKzM4OCwxMiBAQAo+ICAJCQkjYWRkcmVzcy1jZWxscyA9IDwx PjsKPiAgCQkJI3NpemUtY2VsbHMgPSA8MT47Cj4gIAkJCXJhbmdlcyA9IDwweDAgMHgzNTAwMCAw eDEwMDA+Owo+ICsKPiArCQkJd2R0Mjogd2R0QDAgewo+ICsJCQkJY29tcGF0aWJsZSA9ICJ0aSxv bWFwMy13ZHQiOwo+ICsJCQkJcmVnID0gPDB4MCAweDEwMDA+Owo+ICsJCQkJaW50ZXJydXB0cyA9 IDw5MT47Cj4gKwkJCX07Cj4gIAkJfTsKPiAgCj4gIAkJdGFyZ2V0LW1vZHVsZUAzNzAwMCB7CQkJ LyogMHg0NGUzNzAwMCwgYXAgMzEgMDguMCAqLwo+IEBAIC0yOTAsNiArNDI4LDEzIEBACj4gIAkJ CSNhZGRyZXNzLWNlbGxzID0gPDE+Owo+ICAJCQkjc2l6ZS1jZWxscyA9IDwxPjsKPiAgCQkJcmFu Z2VzID0gPDB4MCAweDNlMDAwIDB4MTAwMD47Cj4gKwo+ICsJCQlydGM6IHJ0Y0AwIHsKPiArCQkJ CWNvbXBhdGlibGUgPSAidGksYW0zMzUyLXJ0YyIsICJ0aSxkYTgzMC1ydGMiOwo+ICsJCQkJcmVn ID0gPDB4MCAweDEwMDA+Owo+ICsJCQkJaW50ZXJydXB0cyA9IDw3NQo+ICsJCQkJCSAgICAgIDc2 PjsKPiArCQkJfTsKPiAgCQl9Owo+ICAKPiAgCQl0YXJnZXQtbW9kdWxlQDQwMDAwIHsJCQkvKiAw eDQ0ZTQwMDAwLCBhcCAzOCA2OC4wICovCj4gQEAgLTUyOSwxMSArNjc0LDcyIEBACj4gIAkJCSA8 MHgwMDM4MDAwMCAweDAwMzgwMDAwIDB4MDAxMDAwPjsJLyogYXAgMTAgKi8KPiAgCj4gIAkJdGFy Z2V0LW1vZHVsZUAxMDAwMDAgewkJCS8qIDB4NGExMDAwMDAsIGFwIDMgMDguMCAqLwo+IC0JCQlj b21wYXRpYmxlID0gInRpLHN5c2MiOwo+IC0JCQlzdGF0dXMgPSAiZGlzYWJsZWQiOwo+ICsJCQlj b21wYXRpYmxlID0gInRpLHN5c2Mtb21hcDQtc2ltcGxlIiwgInRpLHN5c2MiOwo+ICsJCQl0aSxo d21vZHMgPSAiY3BnbWFjMCI7Cj4gKwkJCXJlZyA9IDwweDEwMTIwMCAweDQ+LAo+ICsJCQkgICAg ICA8MHgxMDEyMDggMHg0PiwKPiArCQkJICAgICAgPDB4MTAxMjA0IDB4ND47Cj4gKwkJCXJlZy1u YW1lcyA9ICJyZXYiLCAic3lzYyIsICJzeXNzIjsKPiArCQkJdGksc3lzYy1tYXNrID0gPDA+Owo+ ICsJCQl0aSxzeXNjLW1pZGxlID0gPFNZU0NfSURMRV9GT1JDRT4sCj4gKwkJCQkJPFNZU0NfSURM RV9OTz47Cj4gKwkJCXRpLHN5c2Mtc2lkbGUgPSA8U1lTQ19JRExFX0ZPUkNFPiwKPiArCQkJCQk8 U1lTQ19JRExFX05PPjsKPiArCQkJdGksc3lzcy1tYXNrID0gPDE+Owo+ICsJCQljbG9ja3MgPSA8 JmNwc3dfMTI1bWh6X2Nsa2N0cmwgQU0zX0NQU1dfMTI1TUhaX0NQR01BQzBfQ0xLQ1RSTCAwPjsK PiArCQkJY2xvY2stbmFtZXMgPSAiZmNrIjsKPiAgCQkJI2FkZHJlc3MtY2VsbHMgPSA8MT47Cj4g IAkJCSNzaXplLWNlbGxzID0gPDE+Owo+ICAJCQlyYW5nZXMgPSA8MHgwIDB4MTAwMDAwIDB4ODAw MD47Cj4gKwo+ICsJCQltYWM6IGV0aGVybmV0QDAgewo+ICsJCQkJY29tcGF0aWJsZSA9ICJ0aSxh bTMzNXgtY3BzdyIsInRpLGNwc3ciOwo+ICsJCQkJY2xvY2tzID0gPCZjcHN3XzEyNW1oel9nY2xr PiwgPCZjcHN3X2NwdHNfcmZ0X2Nsaz47Cj4gKwkJCQljbG9jay1uYW1lcyA9ICJmY2siLCAiY3B0 cyI7Cj4gKwkJCQljcGRtYV9jaGFubmVscyA9IDw4PjsKPiArCQkJCWFsZV9lbnRyaWVzID0gPDEw MjQ+Owo+ICsJCQkJYmRfcmFtX3NpemUgPSA8MHgyMDAwPjsKPiArCQkJCW1hY19jb250cm9sID0g PDB4MjA+Owo+ICsJCQkJc2xhdmVzID0gPDI+Owo+ICsJCQkJYWN0aXZlX3NsYXZlID0gPDA+Owo+ ICsJCQkJY3B0c19jbG9ja19tdWx0ID0gPDB4ODAwMDAwMDA+Owo+ICsJCQkJY3B0c19jbG9ja19z aGlmdCA9IDwyOT47Cj4gKwkJCQlyZWcgPSA8MHgwIDB4ODAwCj4gKwkJCQkgICAgICAgMHgxMjAw IDB4MTAwPjsKPiArCQkJCSNhZGRyZXNzLWNlbGxzID0gPDE+Owo+ICsJCQkJI3NpemUtY2VsbHMg PSA8MT47Cj4gKwkJCQkvKgo+ICsJCQkJICogYzBfcnhfdGhyZXNoX3BlbmQKPiArCQkJCSAqIGMw X3J4X3BlbmQKPiArCQkJCSAqIGMwX3R4X3BlbmQKPiArCQkJCSAqIGMwX21pc2NfcGVuZAo+ICsJ CQkJICovCj4gKwkJCQlpbnRlcnJ1cHRzID0gPDQwIDQxIDQyIDQzPjsKPiArCQkJCXJhbmdlcyA9 IDwwIDAgMHg4MDAwPjsKPiArCQkJCXN5c2NvbiA9IDwmc2NtX2NvbmY+Owo+ICsJCQkJY3Bzdy1w aHktc2VsID0gPCZwaHlfc2VsPjsKPiArCQkJCXN0YXR1cyA9ICJkaXNhYmxlZCI7Cj4gKwo+ICsJ CQkJZGF2aW5jaV9tZGlvOiBtZGlvQDEwMDAgewo+ICsJCQkJCWNvbXBhdGlibGUgPSAidGksY3Bz dy1tZGlvIiwidGksZGF2aW5jaV9tZGlvIjsKPiArCQkJCQkjYWRkcmVzcy1jZWxscyA9IDwxPjsK PiArCQkJCQkjc2l6ZS1jZWxscyA9IDwwPjsKPiArCQkJCQl0aSxod21vZHMgPSAiZGF2aW5jaV9t ZGlvIjsKPiArCQkJCQlidXNfZnJlcSA9IDwxMDAwMDAwPjsKPiArCQkJCQlyZWcgPSA8MHgxMDAw IDB4MTAwPjsKPiArCQkJCQlzdGF0dXMgPSAiZGlzYWJsZWQiOwo+ICsJCQkJfTsKPiArCj4gKwkJ CQljcHN3X2VtYWMwOiBzbGF2ZUAyMDAgewo+ICsJCQkJCS8qIEZpbGxlZCBpbiBieSBVLUJvb3Qg Ki8KPiArCQkJCQltYWMtYWRkcmVzcyA9IFsgMDAgMDAgMDAgMDAgMDAgMDAgXTsKPiArCQkJCX07 Cj4gKwo+ICsJCQkJY3Bzd19lbWFjMTogc2xhdmVAMzAwIHsKPiArCQkJCQkvKiBGaWxsZWQgaW4g YnkgVS1Cb290ICovCj4gKwkJCQkJbWFjLWFkZHJlc3MgPSBbIDAwIDAwIDAwIDAwIDAwIDAwIF07 Cj4gKwkJCQl9Owo+ICsJCQl9Owo+ICAJCX07Cj4gIAo+ICAJCXRhcmdldC1tb2R1bGVAMTgwMDAw IHsJCQkvKiAweDRhMTgwMDAwLCBhcCA1IDEwLjAgKi8KPiBAQCAtNzIxLDYgKzkyNywxNiBAQAo+ ICAJCQkjYWRkcmVzcy1jZWxscyA9IDwxPjsKPiAgCQkJI3NpemUtY2VsbHMgPSA8MT47Cj4gIAkJ CXJhbmdlcyA9IDwweDAgMHgyMjAwMCAweDEwMDA+Owo+ICsKPiArCQkJdWFydDE6IHNlcmlhbEAw IHsKPiArCQkJCWNvbXBhdGlibGUgPSAidGksYW0zMzUyLXVhcnQiLCAidGksb21hcDMtdWFydCI7 Cj4gKwkJCQljbG9jay1mcmVxdWVuY3kgPSA8NDgwMDAwMDA+Owo+ICsJCQkJcmVnID0gPDB4MCAw eDIwMDA+Owo+ICsJCQkJaW50ZXJydXB0cyA9IDw3Mz47Cj4gKwkJCQlzdGF0dXMgPSAiZGlzYWJs ZWQiOwo+ICsJCQkJZG1hcyA9IDwmZWRtYSAyOCAwPiwgPCZlZG1hIDI5IDA+Owo+ICsJCQkJZG1h LW5hbWVzID0gInR4IiwgInJ4IjsKPiArCQkJfTsKPiAgCQl9Owo+ICAKPiAgCQl0YXJnZXQtbW9k dWxlQDI0MDAwIHsJCQkvKiAweDQ4MDI0MDAwLCBhcCAxMiAxNC4wICovCj4gQEAgLTc0Myw2ICs5 NTksMTYgQEAKPiAgCQkJI2FkZHJlc3MtY2VsbHMgPSA8MT47Cj4gIAkJCSNzaXplLWNlbGxzID0g PDE+Owo+ICAJCQlyYW5nZXMgPSA8MHgwIDB4MjQwMDAgMHgxMDAwPjsKPiArCj4gKwkJCXVhcnQy OiBzZXJpYWxAMCB7Cj4gKwkJCQljb21wYXRpYmxlID0gInRpLGFtMzM1Mi11YXJ0IiwgInRpLG9t YXAzLXVhcnQiOwo+ICsJCQkJY2xvY2stZnJlcXVlbmN5ID0gPDQ4MDAwMDAwPjsKPiArCQkJCXJl ZyA9IDwweDAgMHgyMDAwPjsKPiArCQkJCWludGVycnVwdHMgPSA8NzQ+Owo+ICsJCQkJc3RhdHVz ID0gImRpc2FibGVkIjsKPiArCQkJCWRtYXMgPSA8JmVkbWEgMzAgMD4sIDwmZWRtYSAzMSAwPjsK PiArCQkJCWRtYS1uYW1lcyA9ICJ0eCIsICJyeCI7Cj4gKwkJCX07Cj4gIAkJfTsKPiAgCj4gIAkJ dGFyZ2V0LW1vZHVsZUAyYTAwMCB7CQkJLyogMHg0ODAyYTAwMCwgYXAgMTQgMmEuMCAqLwo+IEBA IC03NjcsNiArOTkzLDE1IEBACj4gIAkJCSNhZGRyZXNzLWNlbGxzID0gPDE+Owo+ICAJCQkjc2l6 ZS1jZWxscyA9IDwxPjsKPiAgCQkJcmFuZ2VzID0gPDB4MCAweDJhMDAwIDB4MTAwMD47Cj4gKwo+ ICsJCQlpMmMxOiBpMmNAMCB7Cj4gKwkJCQljb21wYXRpYmxlID0gInRpLG9tYXA0LWkyYyI7Cj4g KwkJCQkjYWRkcmVzcy1jZWxscyA9IDwxPjsKPiArCQkJCSNzaXplLWNlbGxzID0gPDA+Owo+ICsJ CQkJcmVnID0gPDB4MCAweDEwMDA+Owo+ICsJCQkJaW50ZXJydXB0cyA9IDw3MT47Cj4gKwkJCQlz dGF0dXMgPSAiZGlzYWJsZWQiOwo+ICsJCQl9Owo+ICAJCX07Cj4gIAo+ICAJCXRhcmdldC1tb2R1 bGVAMzAwMDAgewkJCS8qIDB4NDgwMzAwMDAsIGFwIDc3IDA4LjAgKi8KPiBAQCAtNzg5LDYgKzEw MjQsMjEgQEAKPiAgCQkJI2FkZHJlc3MtY2VsbHMgPSA8MT47Cj4gIAkJCSNzaXplLWNlbGxzID0g PDE+Owo+ICAJCQlyYW5nZXMgPSA8MHgwIDB4MzAwMDAgMHgxMDAwPjsKPiArCj4gKwkJCXNwaTA6 IHNwaUAwIHsKPiArCQkJCWNvbXBhdGlibGUgPSAidGksb21hcDQtbWNzcGkiOwo+ICsJCQkJI2Fk ZHJlc3MtY2VsbHMgPSA8MT47Cj4gKwkJCQkjc2l6ZS1jZWxscyA9IDwwPjsKPiArCQkJCXJlZyA9 IDwweDAgMHg0MDA+Owo+ICsJCQkJaW50ZXJydXB0cyA9IDw2NT47Cj4gKwkJCQl0aSxzcGktbnVt LWNzID0gPDI+Owo+ICsJCQkJZG1hcyA9IDwmZWRtYSAxNiAwCj4gKwkJCQkJJmVkbWEgMTcgMAo+ ICsJCQkJCSZlZG1hIDE4IDAKPiArCQkJCQkmZWRtYSAxOSAwPjsKPiArCQkJCWRtYS1uYW1lcyA9 ICJ0eDAiLCAicngwIiwgInR4MSIsICJyeDEiOwo+ICsJCQkJc3RhdHVzID0gImRpc2FibGVkIjsK PiArCQkJfTsKPiAgCQl9Owo+ICAKPiAgCQl0YXJnZXQtbW9kdWxlQDM4MDAwIHsJCQkvKiAweDQ4 MDM4MDAwLCBhcCAxNiAwMi4wICovCj4gQEAgLTgwNiw2ICsxMDU2LDE5IEBACj4gIAkJCSNhZGRy ZXNzLWNlbGxzID0gPDE+Owo+ICAJCQkjc2l6ZS1jZWxscyA9IDwxPjsKPiAgCQkJcmFuZ2VzID0g PDB4MCAweDM4MDAwIDB4MjAwMD47Cj4gKwo+ICsJCQltY2FzcDA6IG1jYXNwQDAgewo+ICsJCQkJ Y29tcGF0aWJsZSA9ICJ0aSxhbTMzeHgtbWNhc3AtYXVkaW8iOwo+ICsJCQkJcmVnID0gPDB4MCAw eDIwMDA+LAo+ICsJCQkJICAgICAgPDB4NDYwMDAwMDAgMHg0MDAwMDA+Owo+ICsJCQkJcmVnLW5h bWVzID0gIm1wdSIsICJkYXQiOwo+ICsJCQkJaW50ZXJydXB0cyA9IDw4MD4sIDw4MT47Cj4gKwkJ CQlpbnRlcnJ1cHQtbmFtZXMgPSAidHgiLCAicngiOwo+ICsJCQkJc3RhdHVzID0gImRpc2FibGVk IjsKPiArCQkJCWRtYXMgPSA8JmVkbWEgOCAyPiwKPiArCQkJCQk8JmVkbWEgOSAyPjsKPiArCQkJ CWRtYS1uYW1lcyA9ICJ0eCIsICJyeCI7Cj4gKwkJCX07Cj4gIAkJfTsKPiAgCj4gIAkJdGFyZ2V0 LW1vZHVsZUAzYzAwMCB7CQkJLyogMHg0ODAzYzAwMCwgYXAgMjAgMzIuMCAqLwo+IEBAIC04MjMs NiArMTA4NiwxOSBAQAo+ICAJCQkjYWRkcmVzcy1jZWxscyA9IDwxPjsKPiAgCQkJI3NpemUtY2Vs bHMgPSA8MT47Cj4gIAkJCXJhbmdlcyA9IDwweDAgMHgzYzAwMCAweDIwMDA+Owo+ICsKPiArCQkJ bWNhc3AxOiBtY2FzcEAwIHsKPiArCQkJCWNvbXBhdGlibGUgPSAidGksYW0zM3h4LW1jYXNwLWF1 ZGlvIjsKPiArCQkJCXJlZyA9IDwweDAgMHgyMDAwPiwKPiArCQkJCSAgICAgIDwweDQ2NDAwMDAw IDB4NDAwMDAwPjsKPiArCQkJCXJlZy1uYW1lcyA9ICJtcHUiLCAiZGF0IjsKPiArCQkJCWludGVy cnVwdHMgPSA8ODI+LCA8ODM+Owo+ICsJCQkJaW50ZXJydXB0LW5hbWVzID0gInR4IiwgInJ4IjsK PiArCQkJCXN0YXR1cyA9ICJkaXNhYmxlZCI7Cj4gKwkJCQlkbWFzID0gPCZlZG1hIDEwIDI+LAo+ ICsJCQkJCTwmZWRtYSAxMSAyPjsKPiArCQkJCWRtYS1uYW1lcyA9ICJ0eCIsICJyeCI7Cj4gKwkJ CX07Cj4gIAkJfTsKPiAgCj4gIAkJdGFyZ2V0LW1vZHVsZUA0MDAwMCB7CQkJLyogMHg0ODA0MDAw MCwgYXAgMjIgMWUuMCAqLwo+IEBAIC04NDMsNiArMTExOSwxNCBAQAo+ICAJCQkjYWRkcmVzcy1j ZWxscyA9IDwxPjsKPiAgCQkJI3NpemUtY2VsbHMgPSA8MT47Cj4gIAkJCXJhbmdlcyA9IDwweDAg MHg0MDAwMCAweDEwMDA+Owo+ICsKPiArCQkJdGltZXIyOiB0aW1lckAwIHsKPiArCQkJCWNvbXBh dGlibGUgPSAidGksYW0zMzV4LXRpbWVyIjsKPiArCQkJCXJlZyA9IDwweDAgMHg0MDA+Owo+ICsJ CQkJaW50ZXJydXB0cyA9IDw2OD47Cj4gKwkJCQljbG9ja3MgPSA8JnRpbWVyMl9mY2s+Owo+ICsJ CQkJY2xvY2stbmFtZXMgPSAiZmNrIjsKPiArCQkJfTsKPiAgCQl9Owo+ICAKPiAgCQl0YXJnZXQt bW9kdWxlQDQyMDAwIHsJCQkvKiAweDQ4MDQyMDAwLCBhcCAyNCAxYy4wICovCj4gQEAgLTg2Myw2 ICsxMTQ3LDEyIEBACj4gIAkJCSNhZGRyZXNzLWNlbGxzID0gPDE+Owo+ICAJCQkjc2l6ZS1jZWxs cyA9IDwxPjsKPiAgCQkJcmFuZ2VzID0gPDB4MCAweDQyMDAwIDB4MTAwMD47Cj4gKwo+ICsJCQl0 aW1lcjM6IHRpbWVyQDAgewo+ICsJCQkJY29tcGF0aWJsZSA9ICJ0aSxhbTMzNXgtdGltZXIiOwo+ ICsJCQkJcmVnID0gPDB4MCAweDQwMD47Cj4gKwkJCQlpbnRlcnJ1cHRzID0gPDY5PjsKPiArCQkJ fTsKPiAgCQl9Owo+ICAKPiAgCQl0YXJnZXQtbW9kdWxlQDQ0MDAwIHsJCQkvKiAweDQ4MDQ0MDAw LCBhcCAyNiAyNi4wICovCj4gQEAgLTg4Myw2ICsxMTczLDEzIEBACj4gIAkJCSNhZGRyZXNzLWNl bGxzID0gPDE+Owo+ICAJCQkjc2l6ZS1jZWxscyA9IDwxPjsKPiAgCQkJcmFuZ2VzID0gPDB4MCAw eDQ0MDAwIDB4MTAwMD47Cj4gKwo+ICsJCQl0aW1lcjQ6IHRpbWVyQDAgewo+ICsJCQkJY29tcGF0 aWJsZSA9ICJ0aSxhbTMzNXgtdGltZXIiOwo+ICsJCQkJcmVnID0gPDB4MCAweDQwMD47Cj4gKwkJ CQlpbnRlcnJ1cHRzID0gPDkyPjsKPiArCQkJCXRpLHRpbWVyLXB3bTsKPiArCQkJfTsKPiAgCQl9 Owo+ICAKPiAgCQl0YXJnZXQtbW9kdWxlQDQ2MDAwIHsJCQkvKiAweDQ4MDQ2MDAwLCBhcCAyOCAy OC4wICovCj4gQEAgLTkwMyw2ICsxMjAwLDEzIEBACj4gIAkJCSNhZGRyZXNzLWNlbGxzID0gPDE+ Owo+ICAJCQkjc2l6ZS1jZWxscyA9IDwxPjsKPiAgCQkJcmFuZ2VzID0gPDB4MCAweDQ2MDAwIDB4 MTAwMD47Cj4gKwo+ICsJCQl0aW1lcjU6IHRpbWVyQDAgewo+ICsJCQkJY29tcGF0aWJsZSA9ICJ0 aSxhbTMzNXgtdGltZXIiOwo+ICsJCQkJcmVnID0gPDB4MCAweDQwMD47Cj4gKwkJCQlpbnRlcnJ1 cHRzID0gPDkzPjsKPiArCQkJCXRpLHRpbWVyLXB3bTsKPiArCQkJfTsKPiAgCQl9Owo+ICAKPiAg CQl0YXJnZXQtbW9kdWxlQDQ4MDAwIHsJCQkvKiAweDQ4MDQ4MDAwLCBhcCAzMCAyMi4wICovCj4g QEAgLTkyMyw2ICsxMjI3LDEzIEBACj4gIAkJCSNhZGRyZXNzLWNlbGxzID0gPDE+Owo+ICAJCQkj c2l6ZS1jZWxscyA9IDwxPjsKPiAgCQkJcmFuZ2VzID0gPDB4MCAweDQ4MDAwIDB4MTAwMD47Cj4g Kwo+ICsJCQl0aW1lcjY6IHRpbWVyQDAgewo+ICsJCQkJY29tcGF0aWJsZSA9ICJ0aSxhbTMzNXgt dGltZXIiOwo+ICsJCQkJcmVnID0gPDB4MCAweDQwMD47Cj4gKwkJCQlpbnRlcnJ1cHRzID0gPDk0 PjsKPiArCQkJCXRpLHRpbWVyLXB3bTsKPiArCQkJfTsKPiAgCQl9Owo+ICAKPiAgCQl0YXJnZXQt bW9kdWxlQDRhMDAwIHsJCQkvKiAweDQ4MDRhMDAwLCBhcCA4NSA2MC4wICovCj4gQEAgLTk0Myw2 ICsxMjU0LDEzIEBACj4gIAkJCSNhZGRyZXNzLWNlbGxzID0gPDE+Owo+ICAJCQkjc2l6ZS1jZWxs cyA9IDwxPjsKPiAgCQkJcmFuZ2VzID0gPDB4MCAweDRhMDAwIDB4MTAwMD47Cj4gKwo+ICsJCQl0 aW1lcjc6IHRpbWVyQDAgewo+ICsJCQkJY29tcGF0aWJsZSA9ICJ0aSxhbTMzNXgtdGltZXIiOwo+ ICsJCQkJcmVnID0gPDB4MCAweDQwMD47Cj4gKwkJCQlpbnRlcnJ1cHRzID0gPDk1PjsKPiArCQkJ CXRpLHRpbWVyLXB3bTsKPiArCQkJfTsKPiAgCQl9Owo+ICAKPiAgCQl0YXJnZXQtbW9kdWxlQDRj MDAwIHsJCQkvKiAweDQ4MDRjMDAwLCBhcCAzMiAzNi4wICovCj4gQEAgLTk2Nyw2ICsxMjg1LDE2 IEBACj4gIAkJCSNhZGRyZXNzLWNlbGxzID0gPDE+Owo+ICAJCQkjc2l6ZS1jZWxscyA9IDwxPjsK PiAgCQkJcmFuZ2VzID0gPDB4MCAweDRjMDAwIDB4MTAwMD47Cj4gKwo+ICsJCQlncGlvMTogZ3Bp b0AwIHsKPiArCQkJCWNvbXBhdGlibGUgPSAidGksb21hcDQtZ3BpbyI7Cj4gKwkJCQlncGlvLWNv bnRyb2xsZXI7Cj4gKwkJCQkjZ3Bpby1jZWxscyA9IDwyPjsKPiArCQkJCWludGVycnVwdC1jb250 cm9sbGVyOwo+ICsJCQkJI2ludGVycnVwdC1jZWxscyA9IDwyPjsKPiArCQkJCXJlZyA9IDwweDAg MHgxMDAwPjsKPiArCQkJCWludGVycnVwdHMgPSA8OTg+Owo+ICsJCQl9Owo+ICAJCX07Cj4gIAo+ ICAJCXRhcmdldC1tb2R1bGVANTAwMDAgewkJCS8qIDB4NDgwNTAwMDAsIGFwIDM0IDJjLjAgKi8K PiBAQCAtOTk4LDYgKzEzMjYsMTkgQEAKPiAgCQkJI2FkZHJlc3MtY2VsbHMgPSA8MT47Cj4gIAkJ CSNzaXplLWNlbGxzID0gPDE+Owo+ICAJCQlyYW5nZXMgPSA8MHgwIDB4NjAwMDAgMHgxMDAwPjsK PiArCj4gKwkJCW1tYzE6IG1tY0AwIHsKPiArCQkJCWNvbXBhdGlibGUgPSAidGksb21hcDQtaHNt bWMiOwo+ICsJCQkJdGksZHVhbC12b2x0Owo+ICsJCQkJdGksbmVlZHMtc3BlY2lhbC1yZXNldDsK PiArCQkJCXRpLG5lZWRzLXNwZWNpYWwtaHMtaGFuZGxpbmc7Cj4gKwkJCQlkbWFzID0gPCZlZG1h X3hiYXIgMjQgMCAwCj4gKwkJCQkJJmVkbWFfeGJhciAyNSAwIDA+Owo+ICsJCQkJZG1hLW5hbWVz ID0gInR4IiwgInJ4IjsKPiArCQkJCWludGVycnVwdHMgPSA8NjQ+Owo+ICsJCQkJcmVnID0gPDB4 MCAweDEwMDA+Owo+ICsJCQkJc3RhdHVzID0gImRpc2FibGVkIjsKPiArCQkJfTsKPiAgCQl9Owo+ ICAKPiAgCQl0YXJnZXQtbW9kdWxlQDgwMDAwIHsJCQkvKiAweDQ4MDgwMDAwLCBhcCAzOCAxOC4w ICovCj4gQEAgLTEwMjAsNiArMTM2MSwxMyBAQAo+ICAJCQkjYWRkcmVzcy1jZWxscyA9IDwxPjsK PiAgCQkJI3NpemUtY2VsbHMgPSA8MT47Cj4gIAkJCXJhbmdlcyA9IDwweDAgMHg4MDAwMCAweDEw MDAwPjsKPiArCj4gKwkJCWVsbTogZWxtQDAgewo+ICsJCQkJY29tcGF0aWJsZSA9ICJ0aSxhbTMz NTItZWxtIjsKPiArCQkJCXJlZyA9IDwweDAgMHgyMDAwPjsKPiArCQkJCWludGVycnVwdHMgPSA8 ND47Cj4gKwkJCQlzdGF0dXMgPSAiZGlzYWJsZWQiOwo+ICsJCQl9Owo+ICAJCX07Cj4gIAo+ICAJ CXRhcmdldC1tb2R1bGVAYTAwMDAgewkJCS8qIDB4NDgwYTAwMDAsIGFwIDQwIDVlLjAgKi8KPiBA QCAtMTA0Niw2ICsxMzk0LDIwIEBACj4gIAkJCSNhZGRyZXNzLWNlbGxzID0gPDE+Owo+ICAJCQkj c2l6ZS1jZWxscyA9IDwxPjsKPiAgCQkJcmFuZ2VzID0gPDB4MCAweGM4MDAwIDB4MTAwMD47Cj4g Kwo+ICsJCQltYWlsYm94OiBtYWlsYm94QDAgewo+ICsJCQkJY29tcGF0aWJsZSA9ICJ0aSxvbWFw NC1tYWlsYm94IjsKPiArCQkJCXJlZyA9IDwweDAgMHgyMDA+Owo+ICsJCQkJaW50ZXJydXB0cyA9 IDw3Nz47Cj4gKwkJCQkjbWJveC1jZWxscyA9IDwxPjsKPiArCQkJCXRpLG1ib3gtbnVtLXVzZXJz ID0gPDQ+Owo+ICsJCQkJdGksbWJveC1udW0tZmlmb3MgPSA8OD47Cj4gKwkJCQltYm94X3drdXBt Mzogd2t1cF9tMyB7Cj4gKwkJCQkJdGksbWJveC1zZW5kLW5vaXJxOwo+ICsJCQkJCXRpLG1ib3gt dHggPSA8MCAwIDA+Owo+ICsJCQkJCXRpLG1ib3gtcnggPSA8MCAwIDM+Owo+ICsJCQkJfTsKPiAr CQkJfTsKPiAgCQl9Owo+ICAKPiAgCQl0YXJnZXQtbW9kdWxlQGNhMDAwIHsJCQkvKiAweDQ4MGNh MDAwLCBhcCA5MSA0MC4wICovCj4gQEAgLTEwNjksNiArMTQzMSwxMiBAQAo+ICAJCQkjYWRkcmVz cy1jZWxscyA9IDwxPjsKPiAgCQkJI3NpemUtY2VsbHMgPSA8MT47Cj4gIAkJCXJhbmdlcyA9IDww eDAgMHhjYTAwMCAweDEwMDA+Owo+ICsKPiArCQkJaHdzcGlubG9jazogc3BpbmxvY2tAMCB7Cj4g KwkJCQljb21wYXRpYmxlID0gInRpLG9tYXA0LWh3c3BpbmxvY2siOwo+ICsJCQkJcmVnID0gPDB4 MCAweDEwMDA+Owo+ICsJCQkJI2h3bG9jay1jZWxscyA9IDwxPjsKPiArCQkJfTsKPiAgCQl9Owo+ ICAKPiAgCQl0YXJnZXQtbW9kdWxlQGNjMDAwIHsJCQkvKiAweDQ4MGNjMDAwLCBhcCA4OSAwZS4w ICovCj4gQEAgLTExNTMsNiArMTUyMSwxNSBAQAo+ICAJCQkjYWRkcmVzcy1jZWxscyA9IDwxPjsK PiAgCQkJI3NpemUtY2VsbHMgPSA8MT47Cj4gIAkJCXJhbmdlcyA9IDwweDAgMHg5YzAwMCAweDEw MDA+Owo+ICsKPiArCQkJaTJjMjogaTJjQDAgewo+ICsJCQkJY29tcGF0aWJsZSA9ICJ0aSxvbWFw NC1pMmMiOwo+ICsJCQkJI2FkZHJlc3MtY2VsbHMgPSA8MT47Cj4gKwkJCQkjc2l6ZS1jZWxscyA9 IDwwPjsKPiArCQkJCXJlZyA9IDwweDAgMHgxMDAwPjsKPiArCQkJCWludGVycnVwdHMgPSA8MzA+ Owo+ICsJCQkJc3RhdHVzID0gImRpc2FibGVkIjsKPiArCQkJfTsKPiAgCQl9Owo+ICAKPiAgCQl0 YXJnZXQtbW9kdWxlQGEwMDAwIHsJCQkvKiAweDQ4MWEwMDAwLCBhcCA3OSAyNC4wICovCj4gQEAg LTExNzUsNiArMTU1MiwyMSBAQAo+ICAJCQkjYWRkcmVzcy1jZWxscyA9IDwxPjsKPiAgCQkJI3Np emUtY2VsbHMgPSA8MT47Cj4gIAkJCXJhbmdlcyA9IDwweDAgMHhhMDAwMCAweDEwMDA+Owo+ICsK PiArCQkJc3BpMTogc3BpQDAgewo+ICsJCQkJY29tcGF0aWJsZSA9ICJ0aSxvbWFwNC1tY3NwaSI7 Cj4gKwkJCQkjYWRkcmVzcy1jZWxscyA9IDwxPjsKPiArCQkJCSNzaXplLWNlbGxzID0gPDA+Owo+ ICsJCQkJcmVnID0gPDB4MCAweDQwMD47Cj4gKwkJCQlpbnRlcnJ1cHRzID0gPDEyNT47Cj4gKwkJ CQl0aSxzcGktbnVtLWNzID0gPDI+Owo+ICsJCQkJZG1hcyA9IDwmZWRtYSA0MiAwCj4gKwkJCQkJ JmVkbWEgNDMgMAo+ICsJCQkJCSZlZG1hIDQ0IDAKPiArCQkJCQkmZWRtYSA0NSAwPjsKPiArCQkJ CWRtYS1uYW1lcyA9ICJ0eDAiLCAicngwIiwgInR4MSIsICJyeDEiOwo+ICsJCQkJc3RhdHVzID0g ImRpc2FibGVkIjsKPiArCQkJfTsKPiAgCQl9Owo+ICAKPiAgCQl0YXJnZXQtbW9kdWxlQGEyMDAw IHsJCQkvKiAweDQ4MWEyMDAwLCBhcCA4MSAyZS4wICovCj4gQEAgLTEyMTMsNiArMTYwNSwxNCBA QAo+ICAJCQkjYWRkcmVzcy1jZWxscyA9IDwxPjsKPiAgCQkJI3NpemUtY2VsbHMgPSA8MT47Cj4g IAkJCXJhbmdlcyA9IDwweDAgMHhhNjAwMCAweDEwMDA+Owo+ICsKPiArCQkJdWFydDM6IHNlcmlh bEAwIHsKPiArCQkJCWNvbXBhdGlibGUgPSAidGksYW0zMzUyLXVhcnQiLCAidGksb21hcDMtdWFy dCI7Cj4gKwkJCQljbG9jay1mcmVxdWVuY3kgPSA8NDgwMDAwMDA+Owo+ICsJCQkJcmVnID0gPDB4 MCAweDIwMDA+Owo+ICsJCQkJaW50ZXJydXB0cyA9IDw0ND47Cj4gKwkJCQlzdGF0dXMgPSAiZGlz YWJsZWQiOwo+ICsJCQl9Owo+ICAJCX07Cj4gIAo+ICAJCXRhcmdldC1tb2R1bGVAYTgwMDAgewkJ CS8qIDB4NDgxYTgwMDAsIGFwIDUwIDIwLjAgKi8KPiBAQCAtMTIzNSw2ICsxNjM1LDE0IEBACj4g IAkJCSNhZGRyZXNzLWNlbGxzID0gPDE+Owo+ICAJCQkjc2l6ZS1jZWxscyA9IDwxPjsKPiAgCQkJ cmFuZ2VzID0gPDB4MCAweGE4MDAwIDB4MTAwMD47Cj4gKwo+ICsJCQl1YXJ0NDogc2VyaWFsQDAg ewo+ICsJCQkJY29tcGF0aWJsZSA9ICJ0aSxhbTMzNTItdWFydCIsICJ0aSxvbWFwMy11YXJ0IjsK PiArCQkJCWNsb2NrLWZyZXF1ZW5jeSA9IDw0ODAwMDAwMD47Cj4gKwkJCQlyZWcgPSA8MHgwIDB4 MjAwMD47Cj4gKwkJCQlpbnRlcnJ1cHRzID0gPDQ1PjsKPiArCQkJCXN0YXR1cyA9ICJkaXNhYmxl ZCI7Cj4gKwkJCX07Cj4gIAkJfTsKPiAgCj4gIAkJdGFyZ2V0LW1vZHVsZUBhYTAwMCB7CQkJLyog MHg0ODFhYTAwMCwgYXAgNTIgMWEuMCAqLwo+IEBAIC0xMjU3LDYgKzE2NjUsMTQgQEAKPiAgCQkJ I2FkZHJlc3MtY2VsbHMgPSA8MT47Cj4gIAkJCSNzaXplLWNlbGxzID0gPDE+Owo+ICAJCQlyYW5n ZXMgPSA8MHgwIDB4YWEwMDAgMHgxMDAwPjsKPiArCj4gKwkJCXVhcnQ1OiBzZXJpYWxAMCB7Cj4g KwkJCQljb21wYXRpYmxlID0gInRpLGFtMzM1Mi11YXJ0IiwgInRpLG9tYXAzLXVhcnQiOwo+ICsJ CQkJY2xvY2stZnJlcXVlbmN5ID0gPDQ4MDAwMDAwPjsKPiArCQkJCXJlZyA9IDwweDAgMHgyMDAw PjsKPiArCQkJCWludGVycnVwdHMgPSA8NDY+Owo+ICsJCQkJc3RhdHVzID0gImRpc2FibGVkIjsK PiArCQkJfTsKPiAgCQl9Owo+ICAKPiAgCQl0YXJnZXQtbW9kdWxlQGFjMDAwIHsJCQkvKiAweDQ4 MWFjMDAwLCBhcCA1NCAzOC4wICovCj4gQEAgLTEyODEsNiArMTY5NywxNiBAQAo+ICAJCQkjYWRk cmVzcy1jZWxscyA9IDwxPjsKPiAgCQkJI3NpemUtY2VsbHMgPSA8MT47Cj4gIAkJCXJhbmdlcyA9 IDwweDAgMHhhYzAwMCAweDEwMDA+Owo+ICsKPiArCQkJZ3BpbzI6IGdwaW9AMCB7Cj4gKwkJCQlj b21wYXRpYmxlID0gInRpLG9tYXA0LWdwaW8iOwo+ICsJCQkJZ3Bpby1jb250cm9sbGVyOwo+ICsJ CQkJI2dwaW8tY2VsbHMgPSA8Mj47Cj4gKwkJCQlpbnRlcnJ1cHQtY29udHJvbGxlcjsKPiArCQkJ CSNpbnRlcnJ1cHQtY2VsbHMgPSA8Mj47Cj4gKwkJCQlyZWcgPSA8MHgwIDB4MTAwMD47Cj4gKwkJ CQlpbnRlcnJ1cHRzID0gPDMyPjsKPiArCQkJfTsKPiAgCQl9Owo+ICAKPiAgCQl0YXJnZXQtbW9k dWxlQGFlMDAwIHsJCQkvKiAweDQ4MWFlMDAwLCBhcCA1NiAzYS4wICovCj4gQEAgLTEzMDUsNiAr MTczMSwxNiBAQAo+ICAJCQkjYWRkcmVzcy1jZWxscyA9IDwxPjsKPiAgCQkJI3NpemUtY2VsbHMg PSA8MT47Cj4gIAkJCXJhbmdlcyA9IDwweDAgMHhhZTAwMCAweDEwMDA+Owo+ICsKPiArCQkJZ3Bp bzM6IGdwaW9AMCB7Cj4gKwkJCQljb21wYXRpYmxlID0gInRpLG9tYXA0LWdwaW8iOwo+ICsJCQkJ Z3Bpby1jb250cm9sbGVyOwo+ICsJCQkJI2dwaW8tY2VsbHMgPSA8Mj47Cj4gKwkJCQlpbnRlcnJ1 cHQtY29udHJvbGxlcjsKPiArCQkJCSNpbnRlcnJ1cHQtY2VsbHMgPSA8Mj47Cj4gKwkJCQlyZWcg PSA8MHgwIDB4MTAwMD47Cj4gKwkJCQlpbnRlcnJ1cHRzID0gPDYyPjsKPiArCQkJfTsKPiAgCQl9 Owo+ICAKPiAgCQl0YXJnZXQtbW9kdWxlQGIwMDAwIHsJCQkvKiAweDQ4MWIwMDAwLCBhcCA1OCA1 MC4wICovCj4gQEAgLTEzMTYsMTkgKzE3NTIsNDkgQEAKPiAgCQl9Owo+ICAKPiAgCQl0YXJnZXQt bW9kdWxlQGNjMDAwIHsJCQkvKiAweDQ4MWNjMDAwLCBhcCA2MCA0Ni4wICovCj4gLQkJCWNvbXBh dGlibGUgPSAidGksc3lzYyI7Cj4gLQkJCXN0YXR1cyA9ICJkaXNhYmxlZCI7Cj4gKwkJCWNvbXBh dGlibGUgPSAidGksc3lzYy1vbWFwNCIsICJ0aSxzeXNjIjsKPiArCQkJdGksaHdtb2RzID0gImRf Y2FuMCI7Cj4gKwkJCXJlZyA9IDwweGNjMDAwIDB4ND47Cj4gKwkJCXJlZy1uYW1lcyA9ICJyZXYi Owo+ICsJCQkvKiBEb21haW5zIChQLCBDKTogcGVyX3B3cmRtLCBsNGxzX2Nsa2RtICovCj4gKwkJ CWNsb2NrcyA9IDwmbDRsc19jbGtjdHJsIEFNM19EX0NBTjBfQ0xLQ1RSTCAwPjsKPiArCQkJY2xv Y2stbmFtZXMgPSAiZmNrIjsKPiAgCQkJI2FkZHJlc3MtY2VsbHMgPSA8MT47Cj4gIAkJCSNzaXpl LWNlbGxzID0gPDE+Owo+ICAJCQlyYW5nZXMgPSA8MHgwIDB4Y2MwMDAgMHgyMDAwPjsKPiArCj4g KwkJCWRjYW4wOiBjYW5AMCB7Cj4gKwkJCQljb21wYXRpYmxlID0gInRpLGFtMzM1Mi1kX2NhbiI7 Cj4gKwkJCQlyZWcgPSA8MHgwIDB4MjAwMD47Cj4gKwkJCQljbG9ja3MgPSA8JmRjYW4wX2Zjaz47 Cj4gKwkJCQljbG9jay1uYW1lcyA9ICJmY2siOwo+ICsJCQkJc3lzY29uLXJhbWluaXQgPSA8JnNj bV9jb25mIDB4NjQ0IDA+Owo+ICsJCQkJaW50ZXJydXB0cyA9IDw1Mj47Cj4gKwkJCQlzdGF0dXMg PSAiZGlzYWJsZWQiOwo+ICsJCQl9Owo+ICAJCX07Cj4gIAo+ICAJCXRhcmdldC1tb2R1bGVAZDAw MDAgewkJCS8qIDB4NDgxZDAwMDAsIGFwIDYyIDQyLjAgKi8KPiAtCQkJY29tcGF0aWJsZSA9ICJ0 aSxzeXNjIjsKPiAtCQkJc3RhdHVzID0gImRpc2FibGVkIjsKPiArCQkJY29tcGF0aWJsZSA9ICJ0 aSxzeXNjLW9tYXA0IiwgInRpLHN5c2MiOwo+ICsJCQl0aSxod21vZHMgPSAiZF9jYW4xIjsKPiAr CQkJcmVnID0gPDB4ZDAwMDAgMHg0PjsKPiArCQkJcmVnLW5hbWVzID0gInJldiI7Cj4gKwkJCS8q IERvbWFpbnMgKFAsIEMpOiBwZXJfcHdyZG0sIGw0bHNfY2xrZG0gKi8KPiArCQkJY2xvY2tzID0g PCZsNGxzX2Nsa2N0cmwgQU0zX0RfQ0FOMV9DTEtDVFJMIDA+Owo+ICsJCQljbG9jay1uYW1lcyA9 ICJmY2siOwo+ICAJCQkjYWRkcmVzcy1jZWxscyA9IDwxPjsKPiAgCQkJI3NpemUtY2VsbHMgPSA8 MT47Cj4gIAkJCXJhbmdlcyA9IDwweDAgMHhkMDAwMCAweDIwMDA+Owo+ICsKPiArCQkJZGNhbjE6 IGNhbkAwIHsKPiArCQkJCWNvbXBhdGlibGUgPSAidGksYW0zMzUyLWRfY2FuIjsKPiArCQkJCXJl ZyA9IDwweDAgMHgyMDAwPjsKPiArCQkJCWNsb2NrcyA9IDwmZGNhbjFfZmNrPjsKPiArCQkJCWNs b2NrLW5hbWVzID0gImZjayI7Cj4gKwkJCQlzeXNjb24tcmFtaW5pdCA9IDwmc2NtX2NvbmYgMHg2 NDQgMT47Cj4gKwkJCQlpbnRlcnJ1cHRzID0gPDU1PjsKPiArCQkJCXN0YXR1cyA9ICJkaXNhYmxl ZCI7Cj4gKwkJCX07Cj4gIAkJfTsKPiAgCj4gIAkJdGFyZ2V0LW1vZHVsZUBkODAwMCB7CQkJLyog MHg0ODFkODAwMCwgYXAgNjQgNjYuMCAqLwo+IEBAIC0xMzUyLDYgKzE4MTgsMTcgQEAKPiAgCQkJ I2FkZHJlc3MtY2VsbHMgPSA8MT47Cj4gIAkJCSNzaXplLWNlbGxzID0gPDE+Owo+ICAJCQlyYW5n ZXMgPSA8MHgwIDB4ZDgwMDAgMHgxMDAwPjsKPiArCj4gKwkJCW1tYzI6IG1tY0AwIHsKPiArCQkJ CWNvbXBhdGlibGUgPSAidGksb21hcDQtaHNtbWMiOwo+ICsJCQkJdGksbmVlZHMtc3BlY2lhbC1y ZXNldDsKPiArCQkJCWRtYXMgPSA8JmVkbWEgMiAwCj4gKwkJCQkJJmVkbWEgMyAwPjsKPiArCQkJ CWRtYS1uYW1lcyA9ICJ0eCIsICJyeCI7Cj4gKwkJCQlpbnRlcnJ1cHRzID0gPDI4PjsKPiArCQkJ CXJlZyA9IDwweDAgMHgxMDAwPjsKPiArCQkJCXN0YXR1cyA9ICJkaXNhYmxlZCI7Cj4gKwkJCX07 Cj4gIAkJfTsKPiAgCX07Cj4gIAo+IEBAIC0xNDA5LDYgKzE4ODYsMzkgQEAKPiAgCQkJI2FkZHJl c3MtY2VsbHMgPSA8MT47Cj4gIAkJCSNzaXplLWNlbGxzID0gPDE+Owo+ICAJCQlyYW5nZXMgPSA8 MHgwIDB4MCAweDEwMDA+Owo+ICsKPiArCQkJZXB3bXNzMDogZXB3bXNzQDAgewo+ICsJCQkJY29t cGF0aWJsZSA9ICJ0aSxhbTMzeHgtcHdtc3MiOwo+ICsJCQkJcmVnID0gPDB4MCAweDEwPjsKPiAr CQkJCSNhZGRyZXNzLWNlbGxzID0gPDE+Owo+ICsJCQkJI3NpemUtY2VsbHMgPSA8MT47Cj4gKwkJ CQlzdGF0dXMgPSAiZGlzYWJsZWQiOwo+ICsJCQkJcmFuZ2VzID0gPDB4NDgzMDAxMDAgMHg0ODMw MDEwMCAweDgwICAgLyogRUNBUCAqLwo+ICsJCQkJCSAgMHg0ODMwMDE4MCAweDQ4MzAwMTgwIDB4 ODAgICAvKiBFUUVQICovCj4gKwkJCQkJICAweDQ4MzAwMjAwIDB4NDgzMDAyMDAgMHg4MD47IC8q IEVIUlBXTSAqLwo+ICsKPiArCQkJCWVjYXAwOiBlY2FwQDQ4MzAwMTAwIHsKPiArCQkJCQljb21w YXRpYmxlID0gInRpLGFtMzM1Mi1lY2FwIiwKPiArCQkJCQkJICAgICAidGksYW0zM3h4LWVjYXAi Owo+ICsJCQkJCSNwd20tY2VsbHMgPSA8Mz47Cj4gKwkJCQkJcmVnID0gPDB4NDgzMDAxMDAgMHg4 MD47Cj4gKwkJCQkJY2xvY2tzID0gPCZsNGxzX2djbGs+Owo+ICsJCQkJCWNsb2NrLW5hbWVzID0g ImZjayI7Cj4gKwkJCQkJaW50ZXJydXB0cyA9IDwzMT47Cj4gKwkJCQkJaW50ZXJydXB0LW5hbWVz ID0gImVjYXAwIjsKPiArCQkJCQlzdGF0dXMgPSAiZGlzYWJsZWQiOwo+ICsJCQkJfTsKPiArCj4g KwkJCQllaHJwd20wOiBwd21ANDgzMDAyMDAgewo+ICsJCQkJCWNvbXBhdGlibGUgPSAidGksYW0z MzUyLWVocnB3bSIsCj4gKwkJCQkJCSAgICAgInRpLGFtMzN4eC1laHJwd20iOwo+ICsJCQkJCSNw d20tY2VsbHMgPSA8Mz47Cj4gKwkJCQkJcmVnID0gPDB4NDgzMDAyMDAgMHg4MD47Cj4gKwkJCQkJ Y2xvY2tzID0gPCZlaHJwd20wX3RiY2xrPiwgPCZsNGxzX2djbGs+Owo+ICsJCQkJCWNsb2NrLW5h bWVzID0gInRiY2xrIiwgImZjayI7Cj4gKwkJCQkJc3RhdHVzID0gImRpc2FibGVkIjsKPiArCQkJ CX07Cj4gKwkJCX07Cj4gIAkJfTsKPiAgCj4gIAkJdGFyZ2V0LW1vZHVsZUAyMDAwIHsJCQkvKiAw eDQ4MzAyMDAwLCBhcCA2OCA1Mi4wICovCj4gQEAgLTE0MzEsNiArMTk0MSwzOSBAQAo+ICAJCQkj YWRkcmVzcy1jZWxscyA9IDwxPjsKPiAgCQkJI3NpemUtY2VsbHMgPSA8MT47Cj4gIAkJCXJhbmdl cyA9IDwweDAgMHgyMDAwIDB4MTAwMD47Cj4gKwo+ICsJCQllcHdtc3MxOiBlcHdtc3NAMCB7Cj4g KwkJCQljb21wYXRpYmxlID0gInRpLGFtMzN4eC1wd21zcyI7Cj4gKwkJCQlyZWcgPSA8MHgwIDB4 MTA+Owo+ICsJCQkJI2FkZHJlc3MtY2VsbHMgPSA8MT47Cj4gKwkJCQkjc2l6ZS1jZWxscyA9IDwx PjsKPiArCQkJCXN0YXR1cyA9ICJkaXNhYmxlZCI7Cj4gKwkJCQlyYW5nZXMgPSA8MHg0ODMwMjEw MCAweDQ4MzAyMTAwIDB4ODAgICAvKiBFQ0FQICovCj4gKwkJCQkJICAweDQ4MzAyMTgwIDB4NDgz MDIxODAgMHg4MCAgIC8qIEVRRVAgKi8KPiArCQkJCQkgIDB4NDgzMDIyMDAgMHg0ODMwMjIwMCAw eDgwPjsgLyogRUhSUFdNICovCj4gKwo+ICsJCQkJZWNhcDE6IGVjYXBANDgzMDIxMDAgewo+ICsJ CQkJCWNvbXBhdGlibGUgPSAidGksYW0zMzUyLWVjYXAiLAo+ICsJCQkJCQkgICAgICJ0aSxhbTMz eHgtZWNhcCI7Cj4gKwkJCQkJI3B3bS1jZWxscyA9IDwzPjsKPiArCQkJCQlyZWcgPSA8MHg0ODMw MjEwMCAweDgwPjsKPiArCQkJCQljbG9ja3MgPSA8Jmw0bHNfZ2Nsaz47Cj4gKwkJCQkJY2xvY2st bmFtZXMgPSAiZmNrIjsKPiArCQkJCQlpbnRlcnJ1cHRzID0gPDQ3PjsKPiArCQkJCQlpbnRlcnJ1 cHQtbmFtZXMgPSAiZWNhcDEiOwo+ICsJCQkJCXN0YXR1cyA9ICJkaXNhYmxlZCI7Cj4gKwkJCQl9 Owo+ICsKPiArCQkJCWVocnB3bTE6IHB3bUA0ODMwMjIwMCB7Cj4gKwkJCQkJY29tcGF0aWJsZSA9 ICJ0aSxhbTMzNTItZWhycHdtIiwKPiArCQkJCQkJICAgICAidGksYW0zM3h4LWVocnB3bSI7Cj4g KwkJCQkJI3B3bS1jZWxscyA9IDwzPjsKPiArCQkJCQlyZWcgPSA8MHg0ODMwMjIwMCAweDgwPjsK PiArCQkJCQljbG9ja3MgPSA8JmVocnB3bTFfdGJjbGs+LCA8Jmw0bHNfZ2Nsaz47Cj4gKwkJCQkJ Y2xvY2stbmFtZXMgPSAidGJjbGsiLCAiZmNrIjsKPiArCQkJCQlzdGF0dXMgPSAiZGlzYWJsZWQi Owo+ICsJCQkJfTsKPiArCQkJfTsKPiAgCQl9Owo+ICAKPiAgCQl0YXJnZXQtbW9kdWxlQDQwMDAg ewkJCS8qIDB4NDgzMDQwMDAsIGFwIDcwIDQ0LjAgKi8KPiBAQCAtMTQ1Myw2ICsxOTk2LDM5IEBA Cj4gIAkJCSNhZGRyZXNzLWNlbGxzID0gPDE+Owo+ICAJCQkjc2l6ZS1jZWxscyA9IDwxPjsKPiAg CQkJcmFuZ2VzID0gPDB4MCAweDQwMDAgMHgxMDAwPjsKPiArCj4gKwkJCWVwd21zczI6IGVwd21z c0AwIHsKPiArCQkJCWNvbXBhdGlibGUgPSAidGksYW0zM3h4LXB3bXNzIjsKPiArCQkJCXJlZyA9 IDwweDAgMHgxMD47Cj4gKwkJCQkjYWRkcmVzcy1jZWxscyA9IDwxPjsKPiArCQkJCSNzaXplLWNl bGxzID0gPDE+Owo+ICsJCQkJc3RhdHVzID0gImRpc2FibGVkIjsKPiArCQkJCXJhbmdlcyA9IDww eDQ4MzA0MTAwIDB4NDgzMDQxMDAgMHg4MCAgIC8qIEVDQVAgKi8KPiArCQkJCQkgIDB4NDgzMDQx ODAgMHg0ODMwNDE4MCAweDgwICAgLyogRVFFUCAqLwo+ICsJCQkJCSAgMHg0ODMwNDIwMCAweDQ4 MzA0MjAwIDB4ODA+OyAvKiBFSFJQV00gKi8KPiArCj4gKwkJCQllY2FwMjogZWNhcEA0ODMwNDEw MCB7Cj4gKwkJCQkJY29tcGF0aWJsZSA9ICJ0aSxhbTMzNTItZWNhcCIsCj4gKwkJCQkJCSAgICAg InRpLGFtMzN4eC1lY2FwIjsKPiArCQkJCQkjcHdtLWNlbGxzID0gPDM+Owo+ICsJCQkJCXJlZyA9 IDwweDQ4MzA0MTAwIDB4ODA+Owo+ICsJCQkJCWNsb2NrcyA9IDwmbDRsc19nY2xrPjsKPiArCQkJ CQljbG9jay1uYW1lcyA9ICJmY2siOwo+ICsJCQkJCWludGVycnVwdHMgPSA8NjE+Owo+ICsJCQkJ CWludGVycnVwdC1uYW1lcyA9ICJlY2FwMiI7Cj4gKwkJCQkJc3RhdHVzID0gImRpc2FibGVkIjsK PiArCQkJCX07Cj4gKwo+ICsJCQkJZWhycHdtMjogcHdtQDQ4MzA0MjAwIHsKPiArCQkJCQljb21w YXRpYmxlID0gInRpLGFtMzM1Mi1laHJwd20iLAo+ICsJCQkJCQkgICAgICJ0aSxhbTMzeHgtZWhy cHdtIjsKPiArCQkJCQkjcHdtLWNlbGxzID0gPDM+Owo+ICsJCQkJCXJlZyA9IDwweDQ4MzA0MjAw IDB4ODA+Owo+ICsJCQkJCWNsb2NrcyA9IDwmZWhycHdtMl90YmNsaz4sIDwmbDRsc19nY2xrPjsK PiArCQkJCQljbG9jay1uYW1lcyA9ICJ0YmNsayIsICJmY2siOwo+ICsJCQkJCXN0YXR1cyA9ICJk aXNhYmxlZCI7Cj4gKwkJCQl9Owo+ICsJCQl9Owo+ICAJCX07Cj4gIAo+ICAJCXRhcmdldC1tb2R1 bGVAZTAwMCB7CQkJLyogMHg0ODMwZTAwMCwgYXAgNzIgNGEuMCAqLwo+IEBAIC0xNDcxLDYgKzIw NDcsMTMgQEAKPiAgCQkJI2FkZHJlc3MtY2VsbHMgPSA8MT47Cj4gIAkJCSNzaXplLWNlbGxzID0g PDE+Owo+ICAJCQlyYW5nZXMgPSA8MHgwIDB4ZTAwMCAweDEwMDA+Owo+ICsKPiArCQkJbGNkYzog bGNkY0AwIHsKPiArCQkJCWNvbXBhdGlibGUgPSAidGksYW0zM3h4LXRpbGNkYyI7Cj4gKwkJCQly ZWcgPSA8MHgwIDB4MTAwMD47Cj4gKwkJCQlpbnRlcnJ1cHRzID0gPDM2PjsKPiArCQkJCXN0YXR1 cyA9ICJkaXNhYmxlZCI7Cj4gKwkJCX07Cj4gIAkJfTsKPiAgCj4gIAkJdGFyZ2V0LW1vZHVsZUAx MDAwMCB7CQkJLyogMHg0ODMxMDAwMCwgYXAgNzYgNGUuMSAqLwo+IEBAIC0xNDg4LDYgKzIwNzEs MTIgQEAKPiAgCQkJI2FkZHJlc3MtY2VsbHMgPSA8MT47Cj4gIAkJCSNzaXplLWNlbGxzID0gPDE+ Owo+ICAJCQlyYW5nZXMgPSA8MHgwIDB4MTAwMDAgMHgyMDAwPjsKPiArCj4gKwkJCXJuZzogcm5n QDAgewo+ICsJCQkJY29tcGF0aWJsZSA9ICJ0aSxvbWFwNC1ybmciOwo+ICsJCQkJcmVnID0gPDB4 MCAweDIwMDA+Owo+ICsJCQkJaW50ZXJydXB0cyA9IDwxMTE+Owo+ICsJCQl9Owo+ICAJCX07Cj4g IAo+ICAJCXRhcmdldC1tb2R1bGVAMTMwMDAgewkJCS8qIDB4NDgzMTMwMDAsIGFwIDk3IDYyLjAg Ki8KPiBkaWZmIC0tZ2l0IGEvYXJjaC9hcm0vYm9vdC9kdHMvYW0zM3h4LmR0c2kgYi9hcmNoL2Fy bS9ib290L2R0cy9hbTMzeHguZHRzaQo+IC0tLSBhL2FyY2gvYXJtL2Jvb3QvZHRzL2FtMzN4eC5k dHNpCj4gKysrIGIvYXJjaC9hcm0vYm9vdC9kdHMvYW0zM3h4LmR0c2kKPiBAQCAtOCw2ICs4LDcg QEAKPiAgICoga2luZCwgd2hldGhlciBleHByZXNzIG9yIGltcGxpZWQuCj4gICAqLwo+ICAKPiAr I2luY2x1ZGUgPGR0LWJpbmRpbmdzL2J1cy90aS1zeXNjLmg+Cj4gICNpbmNsdWRlIDxkdC1iaW5k aW5ncy9ncGlvL2dwaW8uaD4KPiAgI2luY2x1ZGUgPGR0LWJpbmRpbmdzL3BpbmN0cmwvYW0zM3h4 Lmg+Cj4gICNpbmNsdWRlIDxkdC1iaW5kaW5ncy9jbG9jay9hbTMuaD4KPiBAQCAtMTY2LDg3ICsx NjcsMjMgQEAKPiAgCQlyYW5nZXM7Cj4gIAkJdGksaHdtb2RzID0gImwzX21haW4iOwo+ICAKPiAt CQlsNF93a3VwOiBsNF93a3VwQDQ0YzAwMDAwIHsKPiAtCQkJY29tcGF0aWJsZSA9ICJ0aSxhbTMt bDQtd2t1cCIsICJzaW1wbGUtYnVzIjsKPiAtCQkJI2FkZHJlc3MtY2VsbHMgPSA8MT47Cj4gLQkJ CSNzaXplLWNlbGxzID0gPDE+Owo+IC0JCQlyYW5nZXMgPSA8MCAweDQ0YzAwMDAwIDB4MjgwMDAw PjsKPiAtCj4gKwkJbDRfd2t1cDogaW50ZXJjb25uZWN0QDQ0YzAwMDAwIHsKPiAgCQkJd2t1cF9t Mzogd2t1cF9tM0AxMDAwMDAgewo+ICAJCQkJY29tcGF0aWJsZSA9ICJ0aSxhbTMzNTItd2t1cC1t MyI7Cj4gIAkJCQlyZWcgPSA8MHgxMDAwMDAgMHg0MDAwPiwKPiAtCQkJCSAgICAgIDwweDE4MDAw MAkweDIwMDA+Owo+ICsJCQkJICAgICAgPDB4MTgwMDAwIDB4MjAwMD47Cj4gIAkJCQlyZWctbmFt ZXMgPSAidW1lbSIsICJkbWVtIjsKPiAgCQkJCXRpLGh3bW9kcyA9ICJ3a3VwX20zIjsKPiAgCQkJ CXRpLHBtLWZpcm13YXJlID0gImFtMzM1eC1wbS1maXJtd2FyZS5lbGYiOwo+ICAJCQl9Owo+IC0K PiAtCQkJcHJjbTogcHJjbUAyMDAwMDAgewo+IC0JCQkJY29tcGF0aWJsZSA9ICJ0aSxhbTMtcHJj bSIsICJzaW1wbGUtYnVzIjsKPiAtCQkJCXJlZyA9IDwweDIwMDAwMCAweDQwMDA+Owo+IC0JCQkJ I2FkZHJlc3MtY2VsbHMgPSA8MT47Cj4gLQkJCQkjc2l6ZS1jZWxscyA9IDwxPjsKPiAtCQkJCXJh bmdlcyA9IDwwIDB4MjAwMDAwIDB4NDAwMD47Cj4gLQo+IC0JCQkJcHJjbV9jbG9ja3M6IGNsb2Nr cyB7Cj4gLQkJCQkJI2FkZHJlc3MtY2VsbHMgPSA8MT47Cj4gLQkJCQkJI3NpemUtY2VsbHMgPSA8 MD47Cj4gLQkJCQl9Owo+IC0KPiAtCQkJCXByY21fY2xvY2tkb21haW5zOiBjbG9ja2RvbWFpbnMg ewo+IC0JCQkJfTsKPiAtCQkJfTsKPiAtCj4gLQkJCXNjbTogc2NtQDIxMDAwMCB7Cj4gLQkJCQlj b21wYXRpYmxlID0gInRpLGFtMy1zY20iLCAic2ltcGxlLWJ1cyI7Cj4gLQkJCQlyZWcgPSA8MHgy MTAwMDAgMHgyMDAwPjsKPiAtCQkJCSNhZGRyZXNzLWNlbGxzID0gPDE+Owo+IC0JCQkJI3NpemUt Y2VsbHMgPSA8MT47Cj4gLQkJCQkjcGluY3RybC1jZWxscyA9IDwxPjsKPiAtCQkJCXJhbmdlcyA9 IDwwIDB4MjEwMDAwIDB4MjAwMD47Cj4gLQo+IC0JCQkJYW0zM3h4X3Bpbm11eDogcGlubXV4QDgw MCB7Cj4gLQkJCQkJY29tcGF0aWJsZSA9ICJwaW5jdHJsLXNpbmdsZSI7Cj4gLQkJCQkJcmVnID0g PDB4ODAwIDB4MjM4PjsKPiAtCQkJCQkjYWRkcmVzcy1jZWxscyA9IDwxPjsKPiAtCQkJCQkjc2l6 ZS1jZWxscyA9IDwwPjsKPiAtCQkJCQkjcGluY3RybC1jZWxscyA9IDwxPjsKPiAtCQkJCQlwaW5j dHJsLXNpbmdsZSxyZWdpc3Rlci13aWR0aCA9IDwzMj47Cj4gLQkJCQkJcGluY3RybC1zaW5nbGUs ZnVuY3Rpb24tbWFzayA9IDwweDdmPjsKPiAtCQkJCX07Cj4gLQo+IC0JCQkJc2NtX2NvbmY6IHNj bV9jb25mQDAgewo+IC0JCQkJCWNvbXBhdGlibGUgPSAic3lzY29uIiwgInNpbXBsZS1idXMiOwo+ IC0JCQkJCXJlZyA9IDwweDAgMHg4MDA+Owo+IC0JCQkJCSNhZGRyZXNzLWNlbGxzID0gPDE+Owo+ IC0JCQkJCSNzaXplLWNlbGxzID0gPDE+Owo+IC0JCQkJCXJhbmdlcyA9IDwwIDAgMHg4MDA+Owo+ IC0KPiAtCQkJCQlzY21fY2xvY2tzOiBjbG9ja3Mgewo+IC0JCQkJCQkjYWRkcmVzcy1jZWxscyA9 IDwxPjsKPiAtCQkJCQkJI3NpemUtY2VsbHMgPSA8MD47Cj4gLQkJCQkJfTsKPiAtCQkJCX07Cj4g LQo+IC0JCQkJd2t1cF9tM19pcGM6IHdrdXBfbTNfaXBjQDEzMjQgewo+IC0JCQkJCWNvbXBhdGli bGUgPSAidGksYW0zMzUyLXdrdXAtbTMtaXBjIjsKPiAtCQkJCQlyZWcgPSA8MHgxMzI0IDB4MjQ+ Owo+IC0JCQkJCWludGVycnVwdHMgPSA8Nzg+Owo+IC0JCQkJCXRpLHJwcm9jID0gPCZ3a3VwX20z PjsKPiAtCQkJCQltYm94ZXMgPSA8Jm1haWxib3ggJm1ib3hfd2t1cG0zPjsKPiAtCQkJCX07Cj4g LQo+IC0JCQkJZWRtYV94YmFyOiBkbWEtcm91dGVyQGY5MCB7Cj4gLQkJCQkJY29tcGF0aWJsZSA9 ICJ0aSxhbTMzNXgtZWRtYS1jcm9zc2JhciI7Cj4gLQkJCQkJcmVnID0gPDB4ZjkwIDB4NDA+Owo+ IC0JCQkJCSNkbWEtY2VsbHMgPSA8Mz47Cj4gLQkJCQkJZG1hLXJlcXVlc3RzID0gPDMyPjsKPiAt CQkJCQlkbWEtbWFzdGVycyA9IDwmZWRtYT47Cj4gLQkJCQl9Owo+IC0KPiAtCQkJCXNjbV9jbG9j a2RvbWFpbnM6IGNsb2NrZG9tYWlucyB7Cj4gLQkJCQl9Owo+IC0JCQl9Owo+ICsJCX07Cj4gKwkJ bDRfcGVyOiBpbnRlcmNvbm5lY3RANDgwMDAwMDAgewo+ICsJCX07Cj4gKwkJbDRfZnc6IGludGVy Y29ubmVjdEA0N2MwMDAwMCB7Cj4gKwkJfTsKPiArCQlsNF9mYXN0OiBpbnRlcmNvbm5lY3RANGEw MDAwMDAgewo+ICsJCX07Cj4gKwkJbDRfbXB1c3M6IGludGVyY29ubmVjdEA0YjE0MDAwMCB7Cj4g IAkJfTsKPiAgCj4gIAkJaW50YzogaW50ZXJydXB0LWNvbnRyb2xsZXJANDgyMDAwMDAgewo+IEBA IC0yOTcsMTY2ICsyMzQsNiBAQAo+ICAJCQlpbnRlcnJ1cHQtbmFtZXMgPSAiZWRtYTNfdGNlcnJp bnQiOwo+ICAJCX07Cj4gIAo+IC0JCWdwaW8wOiBncGlvQDQ0ZTA3MDAwIHsKPiAtCQkJY29tcGF0 aWJsZSA9ICJ0aSxvbWFwNC1ncGlvIjsKPiAtCQkJdGksaHdtb2RzID0gImdwaW8xIjsKPiAtCQkJ Z3Bpby1jb250cm9sbGVyOwo+IC0JCQkjZ3Bpby1jZWxscyA9IDwyPjsKPiAtCQkJaW50ZXJydXB0 LWNvbnRyb2xsZXI7Cj4gLQkJCSNpbnRlcnJ1cHQtY2VsbHMgPSA8Mj47Cj4gLQkJCXJlZyA9IDww eDQ0ZTA3MDAwIDB4MTAwMD47Cj4gLQkJCWludGVycnVwdHMgPSA8OTY+Owo+IC0JCX07Cj4gLQo+ IC0JCWdwaW8xOiBncGlvQDQ4MDRjMDAwIHsKPiAtCQkJY29tcGF0aWJsZSA9ICJ0aSxvbWFwNC1n cGlvIjsKPiAtCQkJdGksaHdtb2RzID0gImdwaW8yIjsKPiAtCQkJZ3Bpby1jb250cm9sbGVyOwo+ IC0JCQkjZ3Bpby1jZWxscyA9IDwyPjsKPiAtCQkJaW50ZXJydXB0LWNvbnRyb2xsZXI7Cj4gLQkJ CSNpbnRlcnJ1cHQtY2VsbHMgPSA8Mj47Cj4gLQkJCXJlZyA9IDwweDQ4MDRjMDAwIDB4MTAwMD47 Cj4gLQkJCWludGVycnVwdHMgPSA8OTg+Owo+IC0JCX07Cj4gLQo+IC0JCWdwaW8yOiBncGlvQDQ4 MWFjMDAwIHsKPiAtCQkJY29tcGF0aWJsZSA9ICJ0aSxvbWFwNC1ncGlvIjsKPiAtCQkJdGksaHdt b2RzID0gImdwaW8zIjsKPiAtCQkJZ3Bpby1jb250cm9sbGVyOwo+IC0JCQkjZ3Bpby1jZWxscyA9 IDwyPjsKPiAtCQkJaW50ZXJydXB0LWNvbnRyb2xsZXI7Cj4gLQkJCSNpbnRlcnJ1cHQtY2VsbHMg PSA8Mj47Cj4gLQkJCXJlZyA9IDwweDQ4MWFjMDAwIDB4MTAwMD47Cj4gLQkJCWludGVycnVwdHMg PSA8MzI+Owo+IC0JCX07Cj4gLQo+IC0JCWdwaW8zOiBncGlvQDQ4MWFlMDAwIHsKPiAtCQkJY29t cGF0aWJsZSA9ICJ0aSxvbWFwNC1ncGlvIjsKPiAtCQkJdGksaHdtb2RzID0gImdwaW80IjsKPiAt CQkJZ3Bpby1jb250cm9sbGVyOwo+IC0JCQkjZ3Bpby1jZWxscyA9IDwyPjsKPiAtCQkJaW50ZXJy dXB0LWNvbnRyb2xsZXI7Cj4gLQkJCSNpbnRlcnJ1cHQtY2VsbHMgPSA8Mj47Cj4gLQkJCXJlZyA9 IDwweDQ4MWFlMDAwIDB4MTAwMD47Cj4gLQkJCWludGVycnVwdHMgPSA8NjI+Owo+IC0JCX07Cj4g LQo+IC0JCXVhcnQwOiBzZXJpYWxANDRlMDkwMDAgewo+IC0JCQljb21wYXRpYmxlID0gInRpLGFt MzM1Mi11YXJ0IiwgInRpLG9tYXAzLXVhcnQiOwo+IC0JCQl0aSxod21vZHMgPSAidWFydDEiOwo+ IC0JCQljbG9jay1mcmVxdWVuY3kgPSA8NDgwMDAwMDA+Owo+IC0JCQlyZWcgPSA8MHg0NGUwOTAw MCAweDIwMDA+Owo+IC0JCQlpbnRlcnJ1cHRzID0gPDcyPjsKPiAtCQkJc3RhdHVzID0gImRpc2Fi bGVkIjsKPiAtCQkJZG1hcyA9IDwmZWRtYSAyNiAwPiwgPCZlZG1hIDI3IDA+Owo+IC0JCQlkbWEt bmFtZXMgPSAidHgiLCAicngiOwo+IC0JCX07Cj4gLQo+IC0JCXVhcnQxOiBzZXJpYWxANDgwMjIw MDAgewo+IC0JCQljb21wYXRpYmxlID0gInRpLGFtMzM1Mi11YXJ0IiwgInRpLG9tYXAzLXVhcnQi Owo+IC0JCQl0aSxod21vZHMgPSAidWFydDIiOwo+IC0JCQljbG9jay1mcmVxdWVuY3kgPSA8NDgw MDAwMDA+Owo+IC0JCQlyZWcgPSA8MHg0ODAyMjAwMCAweDIwMDA+Owo+IC0JCQlpbnRlcnJ1cHRz ID0gPDczPjsKPiAtCQkJc3RhdHVzID0gImRpc2FibGVkIjsKPiAtCQkJZG1hcyA9IDwmZWRtYSAy OCAwPiwgPCZlZG1hIDI5IDA+Owo+IC0JCQlkbWEtbmFtZXMgPSAidHgiLCAicngiOwo+IC0JCX07 Cj4gLQo+IC0JCXVhcnQyOiBzZXJpYWxANDgwMjQwMDAgewo+IC0JCQljb21wYXRpYmxlID0gInRp LGFtMzM1Mi11YXJ0IiwgInRpLG9tYXAzLXVhcnQiOwo+IC0JCQl0aSxod21vZHMgPSAidWFydDMi Owo+IC0JCQljbG9jay1mcmVxdWVuY3kgPSA8NDgwMDAwMDA+Owo+IC0JCQlyZWcgPSA8MHg0ODAy NDAwMCAweDIwMDA+Owo+IC0JCQlpbnRlcnJ1cHRzID0gPDc0PjsKPiAtCQkJc3RhdHVzID0gImRp c2FibGVkIjsKPiAtCQkJZG1hcyA9IDwmZWRtYSAzMCAwPiwgPCZlZG1hIDMxIDA+Owo+IC0JCQlk bWEtbmFtZXMgPSAidHgiLCAicngiOwo+IC0JCX07Cj4gLQo+IC0JCXVhcnQzOiBzZXJpYWxANDgx YTYwMDAgewo+IC0JCQljb21wYXRpYmxlID0gInRpLGFtMzM1Mi11YXJ0IiwgInRpLG9tYXAzLXVh cnQiOwo+IC0JCQl0aSxod21vZHMgPSAidWFydDQiOwo+IC0JCQljbG9jay1mcmVxdWVuY3kgPSA8 NDgwMDAwMDA+Owo+IC0JCQlyZWcgPSA8MHg0ODFhNjAwMCAweDIwMDA+Owo+IC0JCQlpbnRlcnJ1 cHRzID0gPDQ0PjsKPiAtCQkJc3RhdHVzID0gImRpc2FibGVkIjsKPiAtCQl9Owo+IC0KPiAtCQl1 YXJ0NDogc2VyaWFsQDQ4MWE4MDAwIHsKPiAtCQkJY29tcGF0aWJsZSA9ICJ0aSxhbTMzNTItdWFy dCIsICJ0aSxvbWFwMy11YXJ0IjsKPiAtCQkJdGksaHdtb2RzID0gInVhcnQ1IjsKPiAtCQkJY2xv Y2stZnJlcXVlbmN5ID0gPDQ4MDAwMDAwPjsKPiAtCQkJcmVnID0gPDB4NDgxYTgwMDAgMHgyMDAw PjsKPiAtCQkJaW50ZXJydXB0cyA9IDw0NT47Cj4gLQkJCXN0YXR1cyA9ICJkaXNhYmxlZCI7Cj4g LQkJfTsKPiAtCj4gLQkJdWFydDU6IHNlcmlhbEA0ODFhYTAwMCB7Cj4gLQkJCWNvbXBhdGlibGUg PSAidGksYW0zMzUyLXVhcnQiLCAidGksb21hcDMtdWFydCI7Cj4gLQkJCXRpLGh3bW9kcyA9ICJ1 YXJ0NiI7Cj4gLQkJCWNsb2NrLWZyZXF1ZW5jeSA9IDw0ODAwMDAwMD47Cj4gLQkJCXJlZyA9IDww eDQ4MWFhMDAwIDB4MjAwMD47Cj4gLQkJCWludGVycnVwdHMgPSA8NDY+Owo+IC0JCQlzdGF0dXMg PSAiZGlzYWJsZWQiOwo+IC0JCX07Cj4gLQo+IC0JCWkyYzA6IGkyY0A0NGUwYjAwMCB7Cj4gLQkJ CWNvbXBhdGlibGUgPSAidGksb21hcDQtaTJjIjsKPiAtCQkJI2FkZHJlc3MtY2VsbHMgPSA8MT47 Cj4gLQkJCSNzaXplLWNlbGxzID0gPDA+Owo+IC0JCQl0aSxod21vZHMgPSAiaTJjMSI7Cj4gLQkJ CXJlZyA9IDwweDQ0ZTBiMDAwIDB4MTAwMD47Cj4gLQkJCWludGVycnVwdHMgPSA8NzA+Owo+IC0J CQlzdGF0dXMgPSAiZGlzYWJsZWQiOwo+IC0JCX07Cj4gLQo+IC0JCWkyYzE6IGkyY0A0ODAyYTAw MCB7Cj4gLQkJCWNvbXBhdGlibGUgPSAidGksb21hcDQtaTJjIjsKPiAtCQkJI2FkZHJlc3MtY2Vs bHMgPSA8MT47Cj4gLQkJCSNzaXplLWNlbGxzID0gPDA+Owo+IC0JCQl0aSxod21vZHMgPSAiaTJj MiI7Cj4gLQkJCXJlZyA9IDwweDQ4MDJhMDAwIDB4MTAwMD47Cj4gLQkJCWludGVycnVwdHMgPSA8 NzE+Owo+IC0JCQlzdGF0dXMgPSAiZGlzYWJsZWQiOwo+IC0JCX07Cj4gLQo+IC0JCWkyYzI6IGky Y0A0ODE5YzAwMCB7Cj4gLQkJCWNvbXBhdGlibGUgPSAidGksb21hcDQtaTJjIjsKPiAtCQkJI2Fk ZHJlc3MtY2VsbHMgPSA8MT47Cj4gLQkJCSNzaXplLWNlbGxzID0gPDA+Owo+IC0JCQl0aSxod21v ZHMgPSAiaTJjMyI7Cj4gLQkJCXJlZyA9IDwweDQ4MTljMDAwIDB4MTAwMD47Cj4gLQkJCWludGVy cnVwdHMgPSA8MzA+Owo+IC0JCQlzdGF0dXMgPSAiZGlzYWJsZWQiOwo+IC0JCX07Cj4gLQo+IC0J CW1tYzE6IG1tY0A0ODA2MDAwMCB7Cj4gLQkJCWNvbXBhdGlibGUgPSAidGksb21hcDQtaHNtbWMi Owo+IC0JCQl0aSxod21vZHMgPSAibW1jMSI7Cj4gLQkJCXRpLGR1YWwtdm9sdDsKPiAtCQkJdGks bmVlZHMtc3BlY2lhbC1yZXNldDsKPiAtCQkJdGksbmVlZHMtc3BlY2lhbC1ocy1oYW5kbGluZzsK PiAtCQkJZG1hcyA9IDwmZWRtYV94YmFyIDI0IDAgMAo+IC0JCQkJJmVkbWFfeGJhciAyNSAwIDA+ Owo+IC0JCQlkbWEtbmFtZXMgPSAidHgiLCAicngiOwo+IC0JCQlpbnRlcnJ1cHRzID0gPDY0PjsK PiAtCQkJcmVnID0gPDB4NDgwNjAwMDAgMHgxMDAwPjsKPiAtCQkJc3RhdHVzID0gImRpc2FibGVk IjsKPiAtCQl9Owo+IC0KPiAtCQltbWMyOiBtbWNANDgxZDgwMDAgewo+IC0JCQljb21wYXRpYmxl ID0gInRpLG9tYXA0LWhzbW1jIjsKPiAtCQkJdGksaHdtb2RzID0gIm1tYzIiOwo+IC0JCQl0aSxu ZWVkcy1zcGVjaWFsLXJlc2V0Owo+IC0JCQlkbWFzID0gPCZlZG1hIDIgMAo+IC0JCQkJJmVkbWEg MyAwPjsKPiAtCQkJZG1hLW5hbWVzID0gInR4IiwgInJ4IjsKPiAtCQkJaW50ZXJydXB0cyA9IDwy OD47Cj4gLQkJCXJlZyA9IDwweDQ4MWQ4MDAwIDB4MTAwMD47Cj4gLQkJCXN0YXR1cyA9ICJkaXNh YmxlZCI7Cj4gLQkJfTsKPiAtCj4gIAkJbW1jMzogbW1jQDQ3ODEwMDAwIHsKPiAgCQkJY29tcGF0 aWJsZSA9ICJ0aSxvbWFwNC1oc21tYyI7Cj4gIAkJCXRpLGh3bW9kcyA9ICJtbWMzIjsKPiBAQCAt NDY2LDE1NyArMjQzLDYgQEAKPiAgCQkJc3RhdHVzID0gImRpc2FibGVkIjsKPiAgCQl9Owo+ICAK PiAtCQlod3NwaW5sb2NrOiBzcGlubG9ja0A0ODBjYTAwMCB7Cj4gLQkJCWNvbXBhdGlibGUgPSAi dGksb21hcDQtaHdzcGlubG9jayI7Cj4gLQkJCXJlZyA9IDwweDQ4MGNhMDAwIDB4MTAwMD47Cj4g LQkJCXRpLGh3bW9kcyA9ICJzcGlubG9jayI7Cj4gLQkJCSNod2xvY2stY2VsbHMgPSA8MT47Cj4g LQkJfTsKPiAtCj4gLQkJd2R0Mjogd2R0QDQ0ZTM1MDAwIHsKPiAtCQkJY29tcGF0aWJsZSA9ICJ0 aSxvbWFwMy13ZHQiOwo+IC0JCQl0aSxod21vZHMgPSAid2RfdGltZXIyIjsKPiAtCQkJcmVnID0g PDB4NDRlMzUwMDAgMHgxMDAwPjsKPiAtCQkJaW50ZXJydXB0cyA9IDw5MT47Cj4gLQkJfTsKPiAt Cj4gLQkJZGNhbjA6IGNhbkA0ODFjYzAwMCB7Cj4gLQkJCWNvbXBhdGlibGUgPSAidGksYW0zMzUy LWRfY2FuIjsKPiAtCQkJdGksaHdtb2RzID0gImRfY2FuMCI7Cj4gLQkJCXJlZyA9IDwweDQ4MWNj MDAwIDB4MjAwMD47Cj4gLQkJCWNsb2NrcyA9IDwmZGNhbjBfZmNrPjsKPiAtCQkJY2xvY2stbmFt ZXMgPSAiZmNrIjsKPiAtCQkJc3lzY29uLXJhbWluaXQgPSA8JnNjbV9jb25mIDB4NjQ0IDA+Owo+ IC0JCQlpbnRlcnJ1cHRzID0gPDUyPjsKPiAtCQkJc3RhdHVzID0gImRpc2FibGVkIjsKPiAtCQl9 Owo+IC0KPiAtCQlkY2FuMTogY2FuQDQ4MWQwMDAwIHsKPiAtCQkJY29tcGF0aWJsZSA9ICJ0aSxh bTMzNTItZF9jYW4iOwo+IC0JCQl0aSxod21vZHMgPSAiZF9jYW4xIjsKPiAtCQkJcmVnID0gPDB4 NDgxZDAwMDAgMHgyMDAwPjsKPiAtCQkJY2xvY2tzID0gPCZkY2FuMV9mY2s+Owo+IC0JCQljbG9j ay1uYW1lcyA9ICJmY2siOwo+IC0JCQlzeXNjb24tcmFtaW5pdCA9IDwmc2NtX2NvbmYgMHg2NDQg MT47Cj4gLQkJCWludGVycnVwdHMgPSA8NTU+Owo+IC0JCQlzdGF0dXMgPSAiZGlzYWJsZWQiOwo+ IC0JCX07Cj4gLQo+IC0JCW1haWxib3g6IG1haWxib3hANDgwYzgwMDAgewo+IC0JCQljb21wYXRp YmxlID0gInRpLG9tYXA0LW1haWxib3giOwo+IC0JCQlyZWcgPSA8MHg0ODBDODAwMCAweDIwMD47 Cj4gLQkJCWludGVycnVwdHMgPSA8Nzc+Owo+IC0JCQl0aSxod21vZHMgPSAibWFpbGJveCI7Cj4g LQkJCSNtYm94LWNlbGxzID0gPDE+Owo+IC0JCQl0aSxtYm94LW51bS11c2VycyA9IDw0PjsKPiAt CQkJdGksbWJveC1udW0tZmlmb3MgPSA8OD47Cj4gLQkJCW1ib3hfd2t1cG0zOiB3a3VwX20zIHsK PiAtCQkJCXRpLG1ib3gtc2VuZC1ub2lycTsKPiAtCQkJCXRpLG1ib3gtdHggPSA8MCAwIDA+Owo+ IC0JCQkJdGksbWJveC1yeCA9IDwwIDAgMz47Cj4gLQkJCX07Cj4gLQkJfTsKPiAtCj4gLQkJdGlt ZXIxOiB0aW1lckA0NGUzMTAwMCB7Cj4gLQkJCWNvbXBhdGlibGUgPSAidGksYW0zMzV4LXRpbWVy LTFtcyI7Cj4gLQkJCXJlZyA9IDwweDQ0ZTMxMDAwIDB4NDAwPjsKPiAtCQkJaW50ZXJydXB0cyA9 IDw2Nz47Cj4gLQkJCXRpLGh3bW9kcyA9ICJ0aW1lcjEiOwo+IC0JCQl0aSx0aW1lci1hbHdvbjsK PiAtCQkJY2xvY2tzID0gPCZ0aW1lcjFfZmNrPjsKPiAtCQkJY2xvY2stbmFtZXMgPSAiZmNrIjsK PiAtCQl9Owo+IC0KPiAtCQl0aW1lcjI6IHRpbWVyQDQ4MDQwMDAwIHsKPiAtCQkJY29tcGF0aWJs ZSA9ICJ0aSxhbTMzNXgtdGltZXIiOwo+IC0JCQlyZWcgPSA8MHg0ODA0MDAwMCAweDQwMD47Cj4g LQkJCWludGVycnVwdHMgPSA8Njg+Owo+IC0JCQl0aSxod21vZHMgPSAidGltZXIyIjsKPiAtCQkJ Y2xvY2tzID0gPCZ0aW1lcjJfZmNrPjsKPiAtCQkJY2xvY2stbmFtZXMgPSAiZmNrIjsKPiAtCQl9 Owo+IC0KPiAtCQl0aW1lcjM6IHRpbWVyQDQ4MDQyMDAwIHsKPiAtCQkJY29tcGF0aWJsZSA9ICJ0 aSxhbTMzNXgtdGltZXIiOwo+IC0JCQlyZWcgPSA8MHg0ODA0MjAwMCAweDQwMD47Cj4gLQkJCWlu dGVycnVwdHMgPSA8Njk+Owo+IC0JCQl0aSxod21vZHMgPSAidGltZXIzIjsKPiAtCQl9Owo+IC0K PiAtCQl0aW1lcjQ6IHRpbWVyQDQ4MDQ0MDAwIHsKPiAtCQkJY29tcGF0aWJsZSA9ICJ0aSxhbTMz NXgtdGltZXIiOwo+IC0JCQlyZWcgPSA8MHg0ODA0NDAwMCAweDQwMD47Cj4gLQkJCWludGVycnVw dHMgPSA8OTI+Owo+IC0JCQl0aSxod21vZHMgPSAidGltZXI0IjsKPiAtCQkJdGksdGltZXItcHdt Owo+IC0JCX07Cj4gLQo+IC0JCXRpbWVyNTogdGltZXJANDgwNDYwMDAgewo+IC0JCQljb21wYXRp YmxlID0gInRpLGFtMzM1eC10aW1lciI7Cj4gLQkJCXJlZyA9IDwweDQ4MDQ2MDAwIDB4NDAwPjsK PiAtCQkJaW50ZXJydXB0cyA9IDw5Mz47Cj4gLQkJCXRpLGh3bW9kcyA9ICJ0aW1lcjUiOwo+IC0J CQl0aSx0aW1lci1wd207Cj4gLQkJfTsKPiAtCj4gLQkJdGltZXI2OiB0aW1lckA0ODA0ODAwMCB7 Cj4gLQkJCWNvbXBhdGlibGUgPSAidGksYW0zMzV4LXRpbWVyIjsKPiAtCQkJcmVnID0gPDB4NDgw NDgwMDAgMHg0MDA+Owo+IC0JCQlpbnRlcnJ1cHRzID0gPDk0PjsKPiAtCQkJdGksaHdtb2RzID0g InRpbWVyNiI7Cj4gLQkJCXRpLHRpbWVyLXB3bTsKPiAtCQl9Owo+IC0KPiAtCQl0aW1lcjc6IHRp bWVyQDQ4MDRhMDAwIHsKPiAtCQkJY29tcGF0aWJsZSA9ICJ0aSxhbTMzNXgtdGltZXIiOwo+IC0J CQlyZWcgPSA8MHg0ODA0YTAwMCAweDQwMD47Cj4gLQkJCWludGVycnVwdHMgPSA8OTU+Owo+IC0J CQl0aSxod21vZHMgPSAidGltZXI3IjsKPiAtCQkJdGksdGltZXItcHdtOwo+IC0JCX07Cj4gLQo+ IC0JCXJ0YzogcnRjQDQ0ZTNlMDAwIHsKPiAtCQkJY29tcGF0aWJsZSA9ICJ0aSxhbTMzNTItcnRj IiwgInRpLGRhODMwLXJ0YyI7Cj4gLQkJCXJlZyA9IDwweDQ0ZTNlMDAwIDB4MTAwMD47Cj4gLQkJ CWludGVycnVwdHMgPSA8NzUKPiAtCQkJCSAgICAgIDc2PjsKPiAtCQkJdGksaHdtb2RzID0gInJ0 YyI7Cj4gLQkJCWNsb2NrcyA9IDwmY2xrXzI0bWh6X2Nsa2N0cmwgQU0zX0NMS18yNE1IWl9DTEtE SVYzMktfQ0xLQ1RSTCAwPjsKPiAtCQkJY2xvY2stbmFtZXMgPSAiaW50LWNsayI7Cj4gLQkJfTsK PiAtCj4gLQkJc3BpMDogc3BpQDQ4MDMwMDAwIHsKPiAtCQkJY29tcGF0aWJsZSA9ICJ0aSxvbWFw NC1tY3NwaSI7Cj4gLQkJCSNhZGRyZXNzLWNlbGxzID0gPDE+Owo+IC0JCQkjc2l6ZS1jZWxscyA9 IDwwPjsKPiAtCQkJcmVnID0gPDB4NDgwMzAwMDAgMHg0MDA+Owo+IC0JCQlpbnRlcnJ1cHRzID0g PDY1PjsKPiAtCQkJdGksc3BpLW51bS1jcyA9IDwyPjsKPiAtCQkJdGksaHdtb2RzID0gInNwaTAi Owo+IC0JCQlkbWFzID0gPCZlZG1hIDE2IDAKPiAtCQkJCSZlZG1hIDE3IDAKPiAtCQkJCSZlZG1h IDE4IDAKPiAtCQkJCSZlZG1hIDE5IDA+Owo+IC0JCQlkbWEtbmFtZXMgPSAidHgwIiwgInJ4MCIs ICJ0eDEiLCAicngxIjsKPiAtCQkJc3RhdHVzID0gImRpc2FibGVkIjsKPiAtCQl9Owo+IC0KPiAt CQlzcGkxOiBzcGlANDgxYTAwMDAgewo+IC0JCQljb21wYXRpYmxlID0gInRpLG9tYXA0LW1jc3Bp IjsKPiAtCQkJI2FkZHJlc3MtY2VsbHMgPSA8MT47Cj4gLQkJCSNzaXplLWNlbGxzID0gPDA+Owo+ IC0JCQlyZWcgPSA8MHg0ODFhMDAwMCAweDQwMD47Cj4gLQkJCWludGVycnVwdHMgPSA8MTI1PjsK PiAtCQkJdGksc3BpLW51bS1jcyA9IDwyPjsKPiAtCQkJdGksaHdtb2RzID0gInNwaTEiOwo+IC0J CQlkbWFzID0gPCZlZG1hIDQyIDAKPiAtCQkJCSZlZG1hIDQzIDAKPiAtCQkJCSZlZG1hIDQ0IDAK PiAtCQkJCSZlZG1hIDQ1IDA+Owo+IC0JCQlkbWEtbmFtZXMgPSAidHgwIiwgInJ4MCIsICJ0eDEi LCAicngxIjsKPiAtCQkJc3RhdHVzID0gImRpc2FibGVkIjsKPiAtCQl9Owo+IC0KPiAgCQl1c2I6 IHVzYkA0NzQwMDAwMCB7Cj4gIAkJCWNvbXBhdGlibGUgPSAidGksYW0zM3h4LXVzYiI7Cj4gIAkJ CXJlZyA9IDwweDQ3NDAwMDAwIDB4MTAwMD47Cj4gQEAgLTc0NywxNjMgKzM3Myw2IEBACj4gIAkJ CX07Cj4gIAkJfTsKPiAgCj4gLQkJZXB3bXNzMDogZXB3bXNzQDQ4MzAwMDAwIHsKPiAtCQkJY29t cGF0aWJsZSA9ICJ0aSxhbTMzeHgtcHdtc3MiOwo+IC0JCQlyZWcgPSA8MHg0ODMwMDAwMCAweDEw PjsKPiAtCQkJdGksaHdtb2RzID0gImVwd21zczAiOwo+IC0JCQkjYWRkcmVzcy1jZWxscyA9IDwx PjsKPiAtCQkJI3NpemUtY2VsbHMgPSA8MT47Cj4gLQkJCXN0YXR1cyA9ICJkaXNhYmxlZCI7Cj4g LQkJCXJhbmdlcyA9IDwweDQ4MzAwMTAwIDB4NDgzMDAxMDAgMHg4MCAgIC8qIEVDQVAgKi8KPiAt CQkJCSAgMHg0ODMwMDE4MCAweDQ4MzAwMTgwIDB4ODAgICAvKiBFUUVQICovCj4gLQkJCQkgIDB4 NDgzMDAyMDAgMHg0ODMwMDIwMCAweDgwPjsgLyogRUhSUFdNICovCj4gLQo+IC0JCQllY2FwMDog ZWNhcEA0ODMwMDEwMCB7Cj4gLQkJCQljb21wYXRpYmxlID0gInRpLGFtMzM1Mi1lY2FwIiwKPiAt CQkJCQkgICAgICJ0aSxhbTMzeHgtZWNhcCI7Cj4gLQkJCQkjcHdtLWNlbGxzID0gPDM+Owo+IC0J CQkJcmVnID0gPDB4NDgzMDAxMDAgMHg4MD47Cj4gLQkJCQljbG9ja3MgPSA8Jmw0bHNfZ2Nsaz47 Cj4gLQkJCQljbG9jay1uYW1lcyA9ICJmY2siOwo+IC0JCQkJaW50ZXJydXB0cyA9IDwzMT47Cj4g LQkJCQlpbnRlcnJ1cHQtbmFtZXMgPSAiZWNhcDAiOwo+IC0JCQkJc3RhdHVzID0gImRpc2FibGVk IjsKPiAtCQkJfTsKPiAtCj4gLQkJCWVocnB3bTA6IHB3bUA0ODMwMDIwMCB7Cj4gLQkJCQljb21w YXRpYmxlID0gInRpLGFtMzM1Mi1laHJwd20iLAo+IC0JCQkJCSAgICAgInRpLGFtMzN4eC1laHJw d20iOwo+IC0JCQkJI3B3bS1jZWxscyA9IDwzPjsKPiAtCQkJCXJlZyA9IDwweDQ4MzAwMjAwIDB4 ODA+Owo+IC0JCQkJY2xvY2tzID0gPCZlaHJwd20wX3RiY2xrPiwgPCZsNGxzX2djbGs+Owo+IC0J CQkJY2xvY2stbmFtZXMgPSAidGJjbGsiLCAiZmNrIjsKPiAtCQkJCXN0YXR1cyA9ICJkaXNhYmxl ZCI7Cj4gLQkJCX07Cj4gLQkJfTsKPiAtCj4gLQkJZXB3bXNzMTogZXB3bXNzQDQ4MzAyMDAwIHsK PiAtCQkJY29tcGF0aWJsZSA9ICJ0aSxhbTMzeHgtcHdtc3MiOwo+IC0JCQlyZWcgPSA8MHg0ODMw MjAwMCAweDEwPjsKPiAtCQkJdGksaHdtb2RzID0gImVwd21zczEiOwo+IC0JCQkjYWRkcmVzcy1j ZWxscyA9IDwxPjsKPiAtCQkJI3NpemUtY2VsbHMgPSA8MT47Cj4gLQkJCXN0YXR1cyA9ICJkaXNh YmxlZCI7Cj4gLQkJCXJhbmdlcyA9IDwweDQ4MzAyMTAwIDB4NDgzMDIxMDAgMHg4MCAgIC8qIEVD QVAgKi8KPiAtCQkJCSAgMHg0ODMwMjE4MCAweDQ4MzAyMTgwIDB4ODAgICAvKiBFUUVQICovCj4g LQkJCQkgIDB4NDgzMDIyMDAgMHg0ODMwMjIwMCAweDgwPjsgLyogRUhSUFdNICovCj4gLQo+IC0J CQllY2FwMTogZWNhcEA0ODMwMjEwMCB7Cj4gLQkJCQljb21wYXRpYmxlID0gInRpLGFtMzM1Mi1l Y2FwIiwKPiAtCQkJCQkgICAgICJ0aSxhbTMzeHgtZWNhcCI7Cj4gLQkJCQkjcHdtLWNlbGxzID0g PDM+Owo+IC0JCQkJcmVnID0gPDB4NDgzMDIxMDAgMHg4MD47Cj4gLQkJCQljbG9ja3MgPSA8Jmw0 bHNfZ2Nsaz47Cj4gLQkJCQljbG9jay1uYW1lcyA9ICJmY2siOwo+IC0JCQkJaW50ZXJydXB0cyA9 IDw0Nz47Cj4gLQkJCQlpbnRlcnJ1cHQtbmFtZXMgPSAiZWNhcDEiOwo+IC0JCQkJc3RhdHVzID0g ImRpc2FibGVkIjsKPiAtCQkJfTsKPiAtCj4gLQkJCWVocnB3bTE6IHB3bUA0ODMwMjIwMCB7Cj4g LQkJCQljb21wYXRpYmxlID0gInRpLGFtMzM1Mi1laHJwd20iLAo+IC0JCQkJCSAgICAgInRpLGFt MzN4eC1laHJwd20iOwo+IC0JCQkJI3B3bS1jZWxscyA9IDwzPjsKPiAtCQkJCXJlZyA9IDwweDQ4 MzAyMjAwIDB4ODA+Owo+IC0JCQkJY2xvY2tzID0gPCZlaHJwd20xX3RiY2xrPiwgPCZsNGxzX2dj bGs+Owo+IC0JCQkJY2xvY2stbmFtZXMgPSAidGJjbGsiLCAiZmNrIjsKPiAtCQkJCXN0YXR1cyA9 ICJkaXNhYmxlZCI7Cj4gLQkJCX07Cj4gLQkJfTsKPiAtCj4gLQkJZXB3bXNzMjogZXB3bXNzQDQ4 MzA0MDAwIHsKPiAtCQkJY29tcGF0aWJsZSA9ICJ0aSxhbTMzeHgtcHdtc3MiOwo+IC0JCQlyZWcg PSA8MHg0ODMwNDAwMCAweDEwPjsKPiAtCQkJdGksaHdtb2RzID0gImVwd21zczIiOwo+IC0JCQkj YWRkcmVzcy1jZWxscyA9IDwxPjsKPiAtCQkJI3NpemUtY2VsbHMgPSA8MT47Cj4gLQkJCXN0YXR1 cyA9ICJkaXNhYmxlZCI7Cj4gLQkJCXJhbmdlcyA9IDwweDQ4MzA0MTAwIDB4NDgzMDQxMDAgMHg4 MCAgIC8qIEVDQVAgKi8KPiAtCQkJCSAgMHg0ODMwNDE4MCAweDQ4MzA0MTgwIDB4ODAgICAvKiBF UUVQICovCj4gLQkJCQkgIDB4NDgzMDQyMDAgMHg0ODMwNDIwMCAweDgwPjsgLyogRUhSUFdNICov Cj4gLQo+IC0JCQllY2FwMjogZWNhcEA0ODMwNDEwMCB7Cj4gLQkJCQljb21wYXRpYmxlID0gInRp LGFtMzM1Mi1lY2FwIiwKPiAtCQkJCQkgICAgICJ0aSxhbTMzeHgtZWNhcCI7Cj4gLQkJCQkjcHdt LWNlbGxzID0gPDM+Owo+IC0JCQkJcmVnID0gPDB4NDgzMDQxMDAgMHg4MD47Cj4gLQkJCQljbG9j a3MgPSA8Jmw0bHNfZ2Nsaz47Cj4gLQkJCQljbG9jay1uYW1lcyA9ICJmY2siOwo+IC0JCQkJaW50 ZXJydXB0cyA9IDw2MT47Cj4gLQkJCQlpbnRlcnJ1cHQtbmFtZXMgPSAiZWNhcDIiOwo+IC0JCQkJ c3RhdHVzID0gImRpc2FibGVkIjsKPiAtCQkJfTsKPiAtCj4gLQkJCWVocnB3bTI6IHB3bUA0ODMw NDIwMCB7Cj4gLQkJCQljb21wYXRpYmxlID0gInRpLGFtMzM1Mi1laHJwd20iLAo+IC0JCQkJCSAg ICAgInRpLGFtMzN4eC1laHJwd20iOwo+IC0JCQkJI3B3bS1jZWxscyA9IDwzPjsKPiAtCQkJCXJl ZyA9IDwweDQ4MzA0MjAwIDB4ODA+Owo+IC0JCQkJY2xvY2tzID0gPCZlaHJwd20yX3RiY2xrPiwg PCZsNGxzX2djbGs+Owo+IC0JCQkJY2xvY2stbmFtZXMgPSAidGJjbGsiLCAiZmNrIjsKPiAtCQkJ CXN0YXR1cyA9ICJkaXNhYmxlZCI7Cj4gLQkJCX07Cj4gLQkJfTsKPiAtCj4gLQkJbWFjOiBldGhl cm5ldEA0YTEwMDAwMCB7Cj4gLQkJCWNvbXBhdGlibGUgPSAidGksYW0zMzV4LWNwc3ciLCJ0aSxj cHN3IjsKPiAtCQkJdGksaHdtb2RzID0gImNwZ21hYzAiOwo+IC0JCQljbG9ja3MgPSA8JmNwc3df MTI1bWh6X2djbGs+LCA8JmNwc3dfY3B0c19yZnRfY2xrPjsKPiAtCQkJY2xvY2stbmFtZXMgPSAi ZmNrIiwgImNwdHMiOwo+IC0JCQljcGRtYV9jaGFubmVscyA9IDw4PjsKPiAtCQkJYWxlX2VudHJp ZXMgPSA8MTAyND47Cj4gLQkJCWJkX3JhbV9zaXplID0gPDB4MjAwMD47Cj4gLQkJCW1hY19jb250 cm9sID0gPDB4MjA+Owo+IC0JCQlzbGF2ZXMgPSA8Mj47Cj4gLQkJCWFjdGl2ZV9zbGF2ZSA9IDww PjsKPiAtCQkJY3B0c19jbG9ja19tdWx0ID0gPDB4ODAwMDAwMDA+Owo+IC0JCQljcHRzX2Nsb2Nr X3NoaWZ0ID0gPDI5PjsKPiAtCQkJcmVnID0gPDB4NGExMDAwMDAgMHg4MDAKPiAtCQkJICAgICAg IDB4NGExMDEyMDAgMHgxMDA+Owo+IC0JCQkjYWRkcmVzcy1jZWxscyA9IDwxPjsKPiAtCQkJI3Np emUtY2VsbHMgPSA8MT47Cj4gLQkJCS8qCj4gLQkJCSAqIGMwX3J4X3RocmVzaF9wZW5kCj4gLQkJ CSAqIGMwX3J4X3BlbmQKPiAtCQkJICogYzBfdHhfcGVuZAo+IC0JCQkgKiBjMF9taXNjX3BlbmQK PiAtCQkJICovCj4gLQkJCWludGVycnVwdHMgPSA8NDAgNDEgNDIgNDM+Owo+IC0JCQlyYW5nZXM7 Cj4gLQkJCXN5c2NvbiA9IDwmc2NtX2NvbmY+Owo+IC0JCQlzdGF0dXMgPSAiZGlzYWJsZWQiOwo+ IC0KPiAtCQkJZGF2aW5jaV9tZGlvOiBtZGlvQDRhMTAxMDAwIHsKPiAtCQkJCWNvbXBhdGlibGUg PSAidGksY3Bzdy1tZGlvIiwidGksZGF2aW5jaV9tZGlvIjsKPiAtCQkJCSNhZGRyZXNzLWNlbGxz ID0gPDE+Owo+IC0JCQkJI3NpemUtY2VsbHMgPSA8MD47Cj4gLQkJCQl0aSxod21vZHMgPSAiZGF2 aW5jaV9tZGlvIjsKPiAtCQkJCWJ1c19mcmVxID0gPDEwMDAwMDA+Owo+IC0JCQkJcmVnID0gPDB4 NGExMDEwMDAgMHgxMDA+Owo+IC0JCQkJc3RhdHVzID0gImRpc2FibGVkIjsKPiAtCQkJfTsKPiAt Cj4gLQkJCWNwc3dfZW1hYzA6IHNsYXZlQDRhMTAwMjAwIHsKPiAtCQkJCS8qIEZpbGxlZCBpbiBi eSBVLUJvb3QgKi8KPiAtCQkJCW1hYy1hZGRyZXNzID0gWyAwMCAwMCAwMCAwMCAwMCAwMCBdOwo+ IC0JCQl9Owo+IC0KPiAtCQkJY3Bzd19lbWFjMTogc2xhdmVANGExMDAzMDAgewo+IC0JCQkJLyog RmlsbGVkIGluIGJ5IFUtQm9vdCAqLwo+IC0JCQkJbWFjLWFkZHJlc3MgPSBbIDAwIDAwIDAwIDAw IDAwIDAwIF07Cj4gLQkJCX07Cj4gLQo+IC0JCQlwaHlfc2VsOiBjcHN3LXBoeS1zZWxANDRlMTA2 NTAgewo+IC0JCQkJY29tcGF0aWJsZSA9ICJ0aSxhbTMzNTItY3Bzdy1waHktc2VsIjsKPiAtCQkJ CXJlZz0gPDB4NDRlMTA2NTAgMHg0PjsKPiAtCQkJCXJlZy1uYW1lcyA9ICJnbWlpLXNlbCI7Cj4g LQkJCX07Cj4gLQkJfTsKPiAtCj4gIAkJb2NtY3JhbTogb2NtY3JhbUA0MDMwMDAwMCB7Cj4gIAkJ CWNvbXBhdGlibGUgPSAibW1pby1zcmFtIjsKPiAgCQkJcmVnID0gPDB4NDAzMDAwMDAgMHgxMDAw MD47IC8qIDY0ayAqLwo+IEBAIC05MjQsNDAgKzM5Myw2IEBACj4gIAkJCX07Cj4gIAkJfTsKPiAg Cj4gLQkJZWxtOiBlbG1ANDgwODAwMDAgewo+IC0JCQljb21wYXRpYmxlID0gInRpLGFtMzM1Mi1l bG0iOwo+IC0JCQlyZWcgPSA8MHg0ODA4MDAwMCAweDIwMDA+Owo+IC0JCQlpbnRlcnJ1cHRzID0g PDQ+Owo+IC0JCQl0aSxod21vZHMgPSAiZWxtIjsKPiAtCQkJc3RhdHVzID0gImRpc2FibGVkIjsK PiAtCQl9Owo+IC0KPiAtCQlsY2RjOiBsY2RjQDQ4MzBlMDAwIHsKPiAtCQkJY29tcGF0aWJsZSA9 ICJ0aSxhbTMzeHgtdGlsY2RjIjsKPiAtCQkJcmVnID0gPDB4NDgzMGUwMDAgMHgxMDAwPjsKPiAt CQkJaW50ZXJydXB0cyA9IDwzNj47Cj4gLQkJCXRpLGh3bW9kcyA9ICJsY2RjIjsKPiAtCQkJc3Rh dHVzID0gImRpc2FibGVkIjsKPiAtCQl9Owo+IC0KPiAtCQl0c2NhZGM6IHRzY2FkY0A0NGUwZDAw MCB7Cj4gLQkJCWNvbXBhdGlibGUgPSAidGksYW0zMzU5LXRzY2FkYyI7Cj4gLQkJCXJlZyA9IDww eDQ0ZTBkMDAwIDB4MTAwMD47Cj4gLQkJCWludGVycnVwdHMgPSA8MTY+Owo+IC0JCQl0aSxod21v ZHMgPSAiYWRjX3RzYyI7Cj4gLQkJCXN0YXR1cyA9ICJkaXNhYmxlZCI7Cj4gLQkJCWRtYXMgPSA8 JmVkbWEgNTMgMD4sIDwmZWRtYSA1NyAwPjsKPiAtCQkJZG1hLW5hbWVzID0gImZpZm8wIiwgImZp Zm8xIjsKPiAtCj4gLQkJCXRzYyB7Cj4gLQkJCQljb21wYXRpYmxlID0gInRpLGFtMzM1OS10c2Mi Owo+IC0JCQl9Owo+IC0JCQlhbTMzNXhfYWRjOiBhZGMgewo+IC0JCQkJI2lvLWNoYW5uZWwtY2Vs bHMgPSA8MT47Cj4gLQkJCQljb21wYXRpYmxlID0gInRpLGFtMzM1OS1hZGMiOwo+IC0JCQl9Owo+ IC0JCX07Cj4gLQo+ICAJCWVtaWY6IGVtaWZANGMwMDAwMDAgewo+ICAJCQljb21wYXRpYmxlID0g InRpLGVtaWYtYW0zMzUyIjsKPiAgCQkJcmVnID0gPDB4NGMwMDAwMDAgMHgxMDAwMDAwPjsKPiBA QCAtMTAwNSw0MiArNDQwLDggQEAKPiAgCQkJICAgICAgIDwmZWRtYSA1IDA+Owo+ICAJCQlkbWEt bmFtZXMgPSAidHgiLCAicngiOwo+ICAJCX07Cj4gLQo+IC0JCW1jYXNwMDogbWNhc3BANDgwMzgw MDAgewo+IC0JCQljb21wYXRpYmxlID0gInRpLGFtMzN4eC1tY2FzcC1hdWRpbyI7Cj4gLQkJCXRp LGh3bW9kcyA9ICJtY2FzcDAiOwo+IC0JCQlyZWcgPSA8MHg0ODAzODAwMCAweDIwMDA+LAo+IC0J CQkgICAgICA8MHg0NjAwMDAwMCAweDQwMDAwMD47Cj4gLQkJCXJlZy1uYW1lcyA9ICJtcHUiLCAi ZGF0IjsKPiAtCQkJaW50ZXJydXB0cyA9IDw4MD4sIDw4MT47Cj4gLQkJCWludGVycnVwdC1uYW1l cyA9ICJ0eCIsICJyeCI7Cj4gLQkJCXN0YXR1cyA9ICJkaXNhYmxlZCI7Cj4gLQkJCWRtYXMgPSA8 JmVkbWEgOCAyPiwKPiAtCQkJCTwmZWRtYSA5IDI+Owo+IC0JCQlkbWEtbmFtZXMgPSAidHgiLCAi cngiOwo+IC0JCX07Cj4gLQo+IC0JCW1jYXNwMTogbWNhc3BANDgwM2MwMDAgewo+IC0JCQljb21w YXRpYmxlID0gInRpLGFtMzN4eC1tY2FzcC1hdWRpbyI7Cj4gLQkJCXRpLGh3bW9kcyA9ICJtY2Fz cDEiOwo+IC0JCQlyZWcgPSA8MHg0ODAzQzAwMCAweDIwMDA+LAo+IC0JCQkgICAgICA8MHg0NjQw MDAwMCAweDQwMDAwMD47Cj4gLQkJCXJlZy1uYW1lcyA9ICJtcHUiLCAiZGF0IjsKPiAtCQkJaW50 ZXJydXB0cyA9IDw4Mj4sIDw4Mz47Cj4gLQkJCWludGVycnVwdC1uYW1lcyA9ICJ0eCIsICJyeCI7 Cj4gLQkJCXN0YXR1cyA9ICJkaXNhYmxlZCI7Cj4gLQkJCWRtYXMgPSA8JmVkbWEgMTAgMj4sCj4g LQkJCQk8JmVkbWEgMTEgMj47Cj4gLQkJCWRtYS1uYW1lcyA9ICJ0eCIsICJyeCI7Cj4gLQkJfTsK PiAtCj4gLQkJcm5nOiBybmdANDgzMTAwMDAgewo+IC0JCQljb21wYXRpYmxlID0gInRpLG9tYXA0 LXJuZyI7Cj4gLQkJCXRpLGh3bW9kcyA9ICJybmciOwo+IC0JCQlyZWcgPSA8MHg0ODMxMDAwMCAw eDIwMDA+Owo+IC0JCQlpbnRlcnJ1cHRzID0gPDExMT47Cj4gLQkJfTsKPiAgCX07Cj4gIH07Cj4g IAo+ICsjaW5jbHVkZSAiYW0zM3h4LWw0LmR0c2kiCj4gICNpbmNsdWRlICJhbTMzeHgtY2xvY2tz LmR0c2kiCj4gCgotIFDDqXRlcgoKVGV4YXMgSW5zdHJ1bWVudHMgRmlubGFuZCBPeSwgUG9ya2th bGFua2F0dSAyMiwgMDAxODAgSGVsc2lua2kuClktdHVubnVzL0J1c2luZXNzIElEOiAwNjE1NTIx LTQuIEtvdGlwYWlra2EvRG9taWNpbGU6IEhlbHNpbmtpCgpfX19fX19fX19fX19fX19fX19fX19f X19fX19fX19fX19fX19fX19fX19fX19fXwpsaW51eC1hcm0ta2VybmVsIG1haWxpbmcgbGlzdAps aW51eC1hcm0ta2VybmVsQGxpc3RzLmluZnJhZGVhZC5vcmcKaHR0cDovL2xpc3RzLmluZnJhZGVh ZC5vcmcvbWFpbG1hbi9saXN0aW5mby9saW51eC1hcm0ta2VybmVsCg== From mboxrd@z Thu Jan 1 00:00:00 1970 From: peter.ujfalusi@ti.com (Peter Ujfalusi) Date: Tue, 27 Nov 2018 15:03:17 +0200 Subject: [PATCH 4/4] ARM: dts: am335x: Move l4 child devices to probe them with ti-sysc In-Reply-To: <20180925000545.22931-5-tony@atomide.com> References: <20180925000545.22931-1-tony@atomide.com> <20180925000545.22931-5-tony@atomide.com> Message-ID: <612b09a4-5007-39bf-becb-66fdca9d6d41@ti.com> To: linux-arm-kernel@lists.infradead.org List-Id: linux-arm-kernel.lists.infradead.org Hi Tony, On 25/09/2018 3.05, Tony Lindgren wrote: > With l4 interconnect hierarchy and ti-sysc interconnect target module > data in place, we can simply move all the related child devices to > their proper location and enable probing using ti-sysc. > > In general the first child device address range starts at range 0 > from the ti-sysc interconnect target so the move involves adjusting > the child device reg properties for that. > > In case of any regressions, problem devices can be reverted to probe > with legacy platform data as needed by moving them back and removing > the related interconnect target module node. > > Note that we are not yet moving dss or wkup_m3, those will be moved > later after some related driver changes. Reverting this patch in linux-next makes audio working again on am335x (bb white + audio cape) :o Without revert the McASP FIFO would constantly underflow. Memcpy test via dmatest works with EDMA > > Cc: Dave Gerlach > Cc: Keerthy > Cc: Tero Kristo > Signed-off-by: Tony Lindgren > --- > arch/arm/boot/dts/am335x-shc.dts | 2 +- > arch/arm/boot/dts/am33xx-l4.dtsi | 613 +++++++++++++++++++++++++++++- > arch/arm/boot/dts/am33xx.dtsi | 623 +------------------------------ > 3 files changed, 614 insertions(+), 624 deletions(-) > > diff --git a/arch/arm/boot/dts/am335x-shc.dts b/arch/arm/boot/dts/am335x-shc.dts > --- a/arch/arm/boot/dts/am335x-shc.dts > +++ b/arch/arm/boot/dts/am335x-shc.dts > @@ -205,7 +205,7 @@ > pinctrl-1 = <&cpsw_sleep>; > status = "okay"; > slaves = <1>; > - cpsw_emac0: slave at 4a100200 { > + cpsw_emac0: slave at 200 { > phy-mode = "mii"; > phy-handle = <ðernetphy0>; > }; > diff --git a/arch/arm/boot/dts/am33xx-l4.dtsi b/arch/arm/boot/dts/am33xx-l4.dtsi > --- a/arch/arm/boot/dts/am33xx-l4.dtsi > +++ b/arch/arm/boot/dts/am33xx-l4.dtsi > @@ -31,11 +31,13 @@ > <0x00082000 0x00182000 0x001000>; /* ap 7 */ > > target-module at 0 { /* 0x44d00000, ap 4 28.0 */ > - compatible = "ti,sysc"; > - status = "disabled"; > + compatible = "ti,sysc-omap4", "ti,sysc"; > + reg = <0x0 0x4>; > + reg-names = "rev"; > #address-cells = <1>; > #size-cells = <1>; > ranges = <0x0 0x0 0x4000>; > + status = "disabled"; > }; > > target-module at 80000 { /* 0x44d80000, ap 6 10.0 */ > @@ -85,11 +87,28 @@ > <0x00080000 0x00280000 0x001000>; /* ap 39 */ > > target-module at 0 { /* 0x44e00000, ap 8 58.0 */ > - compatible = "ti,sysc"; > - status = "disabled"; > + compatible = "ti,sysc-omap4", "ti,sysc"; > + reg = <0 0x4>; > + reg-names = "rev"; > #address-cells = <1>; > #size-cells = <1>; > ranges = <0x0 0x0 0x2000>; > + > + prcm: prcm at 0 { > + compatible = "ti,am3-prcm", "simple-bus"; > + reg = <0 0x2000>; > + #address-cells = <1>; > + #size-cells = <1>; > + ranges = <0 0 0x2000>; > + > + prcm_clocks: clocks { > + #address-cells = <1>; > + #size-cells = <0>; > + }; > + > + prcm_clockdomains: clockdomains { > + }; > + }; > }; > > target-module at 3000 { /* 0x44e03000, ap 10 0a.0 */ > @@ -130,6 +149,16 @@ > #address-cells = <1>; > #size-cells = <1>; > ranges = <0x0 0x7000 0x1000>; > + > + gpio0: gpio at 0 { > + compatible = "ti,omap4-gpio"; > + gpio-controller; > + #gpio-cells = <2>; > + interrupt-controller; > + #interrupt-cells = <2>; > + reg = <0x0 0x1000>; > + interrupts = <96>; > + }; > }; > > target-module at 9000 { /* 0x44e09000, ap 16 04.0 */ > @@ -152,6 +181,16 @@ > #address-cells = <1>; > #size-cells = <1>; > ranges = <0x0 0x9000 0x1000>; > + > + uart0: serial at 0 { > + compatible = "ti,am3352-uart", "ti,omap3-uart"; > + clock-frequency = <48000000>; > + reg = <0x0 0x2000>; > + interrupts = <72>; > + status = "disabled"; > + dmas = <&edma 26 0>, <&edma 27 0>; > + dma-names = "tx", "rx"; > + }; > }; > > target-module at b000 { /* 0x44e0b000, ap 18 48.0 */ > @@ -176,6 +215,15 @@ > #address-cells = <1>; > #size-cells = <1>; > ranges = <0x0 0xb000 0x1000>; > + > + i2c0: i2c at 0 { > + compatible = "ti,omap4-i2c"; > + #address-cells = <1>; > + #size-cells = <0>; > + reg = <0x0 0x1000>; > + interrupts = <70>; > + status = "disabled"; > + }; > }; > > target-module at d000 { /* 0x44e0d000, ap 20 38.0 */ > @@ -195,15 +243,90 @@ > #size-cells = <1>; > ranges = <0x00000000 0x0000d000 0x00001000>, > <0x00001000 0x0000e000 0x00001000>; > + > + tscadc: tscadc at 0 { > + compatible = "ti,am3359-tscadc"; > + reg = <0x0 0x1000>; > + interrupts = <16>; > + status = "disabled"; > + dmas = <&edma 53 0>, <&edma 57 0>; > + dma-names = "fifo0", "fifo1"; > + > + tsc { > + compatible = "ti,am3359-tsc"; > + }; > + am335x_adc: adc { > + #io-channel-cells = <1>; > + compatible = "ti,am3359-adc"; > + }; > + }; > }; > > target-module at 10000 { /* 0x44e10000, ap 22 0c.0 */ > - compatible = "ti,sysc"; > - status = "disabled"; > + compatible = "ti,sysc-omap4", "ti,sysc"; > + reg = <0x10000 0x4>; > + reg-names = "rev"; > #address-cells = <1>; > #size-cells = <1>; > ranges = <0x00000000 0x00010000 0x00010000>, > <0x00010000 0x00020000 0x00010000>; > + > + scm: scm at 0 { > + compatible = "ti,am3-scm", "simple-bus"; > + reg = <0x0 0x2000>; > + #address-cells = <1>; > + #size-cells = <1>; > + #pinctrl-cells = <1>; > + ranges = <0 0 0x2000>; > + > + phy_sel: cpsw-phy-sel at 650 { > + compatible = "ti,am3352-cpsw-phy-sel"; > + reg= <0x650 0x4>; > + reg-names = "gmii-sel"; > + }; > + > + am33xx_pinmux: pinmux at 800 { > + compatible = "pinctrl-single"; > + reg = <0x800 0x238>; > + #address-cells = <1>; > + #size-cells = <0>; > + #pinctrl-cells = <1>; > + pinctrl-single,register-width = <32>; > + pinctrl-single,function-mask = <0x7f>; > + }; > + > + scm_conf: scm_conf at 0 { > + compatible = "syscon", "simple-bus"; > + reg = <0x0 0x800>; > + #address-cells = <1>; > + #size-cells = <1>; > + ranges = <0 0 0x800>; > + > + scm_clocks: clocks { > + #address-cells = <1>; > + #size-cells = <0>; > + }; > + }; > + > + wkup_m3_ipc: wkup_m3_ipc at 1324 { > + compatible = "ti,am3352-wkup-m3-ipc"; > + reg = <0x1324 0x24>; > + interrupts = <78>; > + ti,rproc = <&wkup_m3>; > + mboxes = <&mailbox &mbox_wkupm3>; > + }; > + > + edma_xbar: dma-router at f90 { > + compatible = "ti,am335x-edma-crossbar"; > + reg = <0xf90 0x40>; > + #dma-cells = <3>; > + dma-requests = <32>; > + dma-masters = <&edma>; > + }; > + > + scm_clockdomains: clockdomains { > + }; > + }; > }; > > target-module at 31000 { /* 0x44e31000, ap 25 40.0 */ > @@ -226,6 +349,15 @@ > #address-cells = <1>; > #size-cells = <1>; > ranges = <0x0 0x31000 0x1000>; > + > + timer1: timer at 0 { > + compatible = "ti,am335x-timer-1ms"; > + reg = <0x0 0x400>; > + interrupts = <67>; > + ti,timer-alwon; > + clocks = <&timer1_fck>; > + clock-names = "fck"; > + }; > }; > > target-module at 33000 { /* 0x44e33000, ap 27 18.0 */ > @@ -256,6 +388,12 @@ > #address-cells = <1>; > #size-cells = <1>; > ranges = <0x0 0x35000 0x1000>; > + > + wdt2: wdt at 0 { > + compatible = "ti,omap3-wdt"; > + reg = <0x0 0x1000>; > + interrupts = <91>; > + }; > }; > > target-module at 37000 { /* 0x44e37000, ap 31 08.0 */ > @@ -290,6 +428,13 @@ > #address-cells = <1>; > #size-cells = <1>; > ranges = <0x0 0x3e000 0x1000>; > + > + rtc: rtc at 0 { > + compatible = "ti,am3352-rtc", "ti,da830-rtc"; > + reg = <0x0 0x1000>; > + interrupts = <75 > + 76>; > + }; > }; > > target-module at 40000 { /* 0x44e40000, ap 38 68.0 */ > @@ -529,11 +674,72 @@ > <0x00380000 0x00380000 0x001000>; /* ap 10 */ > > target-module at 100000 { /* 0x4a100000, ap 3 08.0 */ > - compatible = "ti,sysc"; > - status = "disabled"; > + compatible = "ti,sysc-omap4-simple", "ti,sysc"; > + ti,hwmods = "cpgmac0"; > + reg = <0x101200 0x4>, > + <0x101208 0x4>, > + <0x101204 0x4>; > + reg-names = "rev", "sysc", "syss"; > + ti,sysc-mask = <0>; > + ti,sysc-midle = , > + ; > + ti,sysc-sidle = , > + ; > + ti,syss-mask = <1>; > + clocks = <&cpsw_125mhz_clkctrl AM3_CPSW_125MHZ_CPGMAC0_CLKCTRL 0>; > + clock-names = "fck"; > #address-cells = <1>; > #size-cells = <1>; > ranges = <0x0 0x100000 0x8000>; > + > + mac: ethernet at 0 { > + compatible = "ti,am335x-cpsw","ti,cpsw"; > + clocks = <&cpsw_125mhz_gclk>, <&cpsw_cpts_rft_clk>; > + clock-names = "fck", "cpts"; > + cpdma_channels = <8>; > + ale_entries = <1024>; > + bd_ram_size = <0x2000>; > + mac_control = <0x20>; > + slaves = <2>; > + active_slave = <0>; > + cpts_clock_mult = <0x80000000>; > + cpts_clock_shift = <29>; > + reg = <0x0 0x800 > + 0x1200 0x100>; > + #address-cells = <1>; > + #size-cells = <1>; > + /* > + * c0_rx_thresh_pend > + * c0_rx_pend > + * c0_tx_pend > + * c0_misc_pend > + */ > + interrupts = <40 41 42 43>; > + ranges = <0 0 0x8000>; > + syscon = <&scm_conf>; > + cpsw-phy-sel = <&phy_sel>; > + status = "disabled"; > + > + davinci_mdio: mdio at 1000 { > + compatible = "ti,cpsw-mdio","ti,davinci_mdio"; > + #address-cells = <1>; > + #size-cells = <0>; > + ti,hwmods = "davinci_mdio"; > + bus_freq = <1000000>; > + reg = <0x1000 0x100>; > + status = "disabled"; > + }; > + > + cpsw_emac0: slave at 200 { > + /* Filled in by U-Boot */ > + mac-address = [ 00 00 00 00 00 00 ]; > + }; > + > + cpsw_emac1: slave at 300 { > + /* Filled in by U-Boot */ > + mac-address = [ 00 00 00 00 00 00 ]; > + }; > + }; > }; > > target-module at 180000 { /* 0x4a180000, ap 5 10.0 */ > @@ -721,6 +927,16 @@ > #address-cells = <1>; > #size-cells = <1>; > ranges = <0x0 0x22000 0x1000>; > + > + uart1: serial at 0 { > + compatible = "ti,am3352-uart", "ti,omap3-uart"; > + clock-frequency = <48000000>; > + reg = <0x0 0x2000>; > + interrupts = <73>; > + status = "disabled"; > + dmas = <&edma 28 0>, <&edma 29 0>; > + dma-names = "tx", "rx"; > + }; > }; > > target-module at 24000 { /* 0x48024000, ap 12 14.0 */ > @@ -743,6 +959,16 @@ > #address-cells = <1>; > #size-cells = <1>; > ranges = <0x0 0x24000 0x1000>; > + > + uart2: serial at 0 { > + compatible = "ti,am3352-uart", "ti,omap3-uart"; > + clock-frequency = <48000000>; > + reg = <0x0 0x2000>; > + interrupts = <74>; > + status = "disabled"; > + dmas = <&edma 30 0>, <&edma 31 0>; > + dma-names = "tx", "rx"; > + }; > }; > > target-module at 2a000 { /* 0x4802a000, ap 14 2a.0 */ > @@ -767,6 +993,15 @@ > #address-cells = <1>; > #size-cells = <1>; > ranges = <0x0 0x2a000 0x1000>; > + > + i2c1: i2c at 0 { > + compatible = "ti,omap4-i2c"; > + #address-cells = <1>; > + #size-cells = <0>; > + reg = <0x0 0x1000>; > + interrupts = <71>; > + status = "disabled"; > + }; > }; > > target-module at 30000 { /* 0x48030000, ap 77 08.0 */ > @@ -789,6 +1024,21 @@ > #address-cells = <1>; > #size-cells = <1>; > ranges = <0x0 0x30000 0x1000>; > + > + spi0: spi at 0 { > + compatible = "ti,omap4-mcspi"; > + #address-cells = <1>; > + #size-cells = <0>; > + reg = <0x0 0x400>; > + interrupts = <65>; > + ti,spi-num-cs = <2>; > + dmas = <&edma 16 0 > + &edma 17 0 > + &edma 18 0 > + &edma 19 0>; > + dma-names = "tx0", "rx0", "tx1", "rx1"; > + status = "disabled"; > + }; > }; > > target-module at 38000 { /* 0x48038000, ap 16 02.0 */ > @@ -806,6 +1056,19 @@ > #address-cells = <1>; > #size-cells = <1>; > ranges = <0x0 0x38000 0x2000>; > + > + mcasp0: mcasp at 0 { > + compatible = "ti,am33xx-mcasp-audio"; > + reg = <0x0 0x2000>, > + <0x46000000 0x400000>; > + reg-names = "mpu", "dat"; > + interrupts = <80>, <81>; > + interrupt-names = "tx", "rx"; > + status = "disabled"; > + dmas = <&edma 8 2>, > + <&edma 9 2>; > + dma-names = "tx", "rx"; > + }; > }; > > target-module at 3c000 { /* 0x4803c000, ap 20 32.0 */ > @@ -823,6 +1086,19 @@ > #address-cells = <1>; > #size-cells = <1>; > ranges = <0x0 0x3c000 0x2000>; > + > + mcasp1: mcasp at 0 { > + compatible = "ti,am33xx-mcasp-audio"; > + reg = <0x0 0x2000>, > + <0x46400000 0x400000>; > + reg-names = "mpu", "dat"; > + interrupts = <82>, <83>; > + interrupt-names = "tx", "rx"; > + status = "disabled"; > + dmas = <&edma 10 2>, > + <&edma 11 2>; > + dma-names = "tx", "rx"; > + }; > }; > > target-module at 40000 { /* 0x48040000, ap 22 1e.0 */ > @@ -843,6 +1119,14 @@ > #address-cells = <1>; > #size-cells = <1>; > ranges = <0x0 0x40000 0x1000>; > + > + timer2: timer at 0 { > + compatible = "ti,am335x-timer"; > + reg = <0x0 0x400>; > + interrupts = <68>; > + clocks = <&timer2_fck>; > + clock-names = "fck"; > + }; > }; > > target-module at 42000 { /* 0x48042000, ap 24 1c.0 */ > @@ -863,6 +1147,12 @@ > #address-cells = <1>; > #size-cells = <1>; > ranges = <0x0 0x42000 0x1000>; > + > + timer3: timer at 0 { > + compatible = "ti,am335x-timer"; > + reg = <0x0 0x400>; > + interrupts = <69>; > + }; > }; > > target-module at 44000 { /* 0x48044000, ap 26 26.0 */ > @@ -883,6 +1173,13 @@ > #address-cells = <1>; > #size-cells = <1>; > ranges = <0x0 0x44000 0x1000>; > + > + timer4: timer at 0 { > + compatible = "ti,am335x-timer"; > + reg = <0x0 0x400>; > + interrupts = <92>; > + ti,timer-pwm; > + }; > }; > > target-module at 46000 { /* 0x48046000, ap 28 28.0 */ > @@ -903,6 +1200,13 @@ > #address-cells = <1>; > #size-cells = <1>; > ranges = <0x0 0x46000 0x1000>; > + > + timer5: timer at 0 { > + compatible = "ti,am335x-timer"; > + reg = <0x0 0x400>; > + interrupts = <93>; > + ti,timer-pwm; > + }; > }; > > target-module at 48000 { /* 0x48048000, ap 30 22.0 */ > @@ -923,6 +1227,13 @@ > #address-cells = <1>; > #size-cells = <1>; > ranges = <0x0 0x48000 0x1000>; > + > + timer6: timer at 0 { > + compatible = "ti,am335x-timer"; > + reg = <0x0 0x400>; > + interrupts = <94>; > + ti,timer-pwm; > + }; > }; > > target-module at 4a000 { /* 0x4804a000, ap 85 60.0 */ > @@ -943,6 +1254,13 @@ > #address-cells = <1>; > #size-cells = <1>; > ranges = <0x0 0x4a000 0x1000>; > + > + timer7: timer at 0 { > + compatible = "ti,am335x-timer"; > + reg = <0x0 0x400>; > + interrupts = <95>; > + ti,timer-pwm; > + }; > }; > > target-module at 4c000 { /* 0x4804c000, ap 32 36.0 */ > @@ -967,6 +1285,16 @@ > #address-cells = <1>; > #size-cells = <1>; > ranges = <0x0 0x4c000 0x1000>; > + > + gpio1: gpio at 0 { > + compatible = "ti,omap4-gpio"; > + gpio-controller; > + #gpio-cells = <2>; > + interrupt-controller; > + #interrupt-cells = <2>; > + reg = <0x0 0x1000>; > + interrupts = <98>; > + }; > }; > > target-module at 50000 { /* 0x48050000, ap 34 2c.0 */ > @@ -998,6 +1326,19 @@ > #address-cells = <1>; > #size-cells = <1>; > ranges = <0x0 0x60000 0x1000>; > + > + mmc1: mmc at 0 { > + compatible = "ti,omap4-hsmmc"; > + ti,dual-volt; > + ti,needs-special-reset; > + ti,needs-special-hs-handling; > + dmas = <&edma_xbar 24 0 0 > + &edma_xbar 25 0 0>; > + dma-names = "tx", "rx"; > + interrupts = <64>; > + reg = <0x0 0x1000>; > + status = "disabled"; > + }; > }; > > target-module at 80000 { /* 0x48080000, ap 38 18.0 */ > @@ -1020,6 +1361,13 @@ > #address-cells = <1>; > #size-cells = <1>; > ranges = <0x0 0x80000 0x10000>; > + > + elm: elm at 0 { > + compatible = "ti,am3352-elm"; > + reg = <0x0 0x2000>; > + interrupts = <4>; > + status = "disabled"; > + }; > }; > > target-module at a0000 { /* 0x480a0000, ap 40 5e.0 */ > @@ -1046,6 +1394,20 @@ > #address-cells = <1>; > #size-cells = <1>; > ranges = <0x0 0xc8000 0x1000>; > + > + mailbox: mailbox at 0 { > + compatible = "ti,omap4-mailbox"; > + reg = <0x0 0x200>; > + interrupts = <77>; > + #mbox-cells = <1>; > + ti,mbox-num-users = <4>; > + ti,mbox-num-fifos = <8>; > + mbox_wkupm3: wkup_m3 { > + ti,mbox-send-noirq; > + ti,mbox-tx = <0 0 0>; > + ti,mbox-rx = <0 0 3>; > + }; > + }; > }; > > target-module at ca000 { /* 0x480ca000, ap 91 40.0 */ > @@ -1069,6 +1431,12 @@ > #address-cells = <1>; > #size-cells = <1>; > ranges = <0x0 0xca000 0x1000>; > + > + hwspinlock: spinlock at 0 { > + compatible = "ti,omap4-hwspinlock"; > + reg = <0x0 0x1000>; > + #hwlock-cells = <1>; > + }; > }; > > target-module at cc000 { /* 0x480cc000, ap 89 0e.0 */ > @@ -1153,6 +1521,15 @@ > #address-cells = <1>; > #size-cells = <1>; > ranges = <0x0 0x9c000 0x1000>; > + > + i2c2: i2c at 0 { > + compatible = "ti,omap4-i2c"; > + #address-cells = <1>; > + #size-cells = <0>; > + reg = <0x0 0x1000>; > + interrupts = <30>; > + status = "disabled"; > + }; > }; > > target-module at a0000 { /* 0x481a0000, ap 79 24.0 */ > @@ -1175,6 +1552,21 @@ > #address-cells = <1>; > #size-cells = <1>; > ranges = <0x0 0xa0000 0x1000>; > + > + spi1: spi at 0 { > + compatible = "ti,omap4-mcspi"; > + #address-cells = <1>; > + #size-cells = <0>; > + reg = <0x0 0x400>; > + interrupts = <125>; > + ti,spi-num-cs = <2>; > + dmas = <&edma 42 0 > + &edma 43 0 > + &edma 44 0 > + &edma 45 0>; > + dma-names = "tx0", "rx0", "tx1", "rx1"; > + status = "disabled"; > + }; > }; > > target-module at a2000 { /* 0x481a2000, ap 81 2e.0 */ > @@ -1213,6 +1605,14 @@ > #address-cells = <1>; > #size-cells = <1>; > ranges = <0x0 0xa6000 0x1000>; > + > + uart3: serial at 0 { > + compatible = "ti,am3352-uart", "ti,omap3-uart"; > + clock-frequency = <48000000>; > + reg = <0x0 0x2000>; > + interrupts = <44>; > + status = "disabled"; > + }; > }; > > target-module at a8000 { /* 0x481a8000, ap 50 20.0 */ > @@ -1235,6 +1635,14 @@ > #address-cells = <1>; > #size-cells = <1>; > ranges = <0x0 0xa8000 0x1000>; > + > + uart4: serial at 0 { > + compatible = "ti,am3352-uart", "ti,omap3-uart"; > + clock-frequency = <48000000>; > + reg = <0x0 0x2000>; > + interrupts = <45>; > + status = "disabled"; > + }; > }; > > target-module at aa000 { /* 0x481aa000, ap 52 1a.0 */ > @@ -1257,6 +1665,14 @@ > #address-cells = <1>; > #size-cells = <1>; > ranges = <0x0 0xaa000 0x1000>; > + > + uart5: serial at 0 { > + compatible = "ti,am3352-uart", "ti,omap3-uart"; > + clock-frequency = <48000000>; > + reg = <0x0 0x2000>; > + interrupts = <46>; > + status = "disabled"; > + }; > }; > > target-module at ac000 { /* 0x481ac000, ap 54 38.0 */ > @@ -1281,6 +1697,16 @@ > #address-cells = <1>; > #size-cells = <1>; > ranges = <0x0 0xac000 0x1000>; > + > + gpio2: gpio at 0 { > + compatible = "ti,omap4-gpio"; > + gpio-controller; > + #gpio-cells = <2>; > + interrupt-controller; > + #interrupt-cells = <2>; > + reg = <0x0 0x1000>; > + interrupts = <32>; > + }; > }; > > target-module at ae000 { /* 0x481ae000, ap 56 3a.0 */ > @@ -1305,6 +1731,16 @@ > #address-cells = <1>; > #size-cells = <1>; > ranges = <0x0 0xae000 0x1000>; > + > + gpio3: gpio at 0 { > + compatible = "ti,omap4-gpio"; > + gpio-controller; > + #gpio-cells = <2>; > + interrupt-controller; > + #interrupt-cells = <2>; > + reg = <0x0 0x1000>; > + interrupts = <62>; > + }; > }; > > target-module at b0000 { /* 0x481b0000, ap 58 50.0 */ > @@ -1316,19 +1752,49 @@ > }; > > target-module at cc000 { /* 0x481cc000, ap 60 46.0 */ > - compatible = "ti,sysc"; > - status = "disabled"; > + compatible = "ti,sysc-omap4", "ti,sysc"; > + ti,hwmods = "d_can0"; > + reg = <0xcc000 0x4>; > + reg-names = "rev"; > + /* Domains (P, C): per_pwrdm, l4ls_clkdm */ > + clocks = <&l4ls_clkctrl AM3_D_CAN0_CLKCTRL 0>; > + clock-names = "fck"; > #address-cells = <1>; > #size-cells = <1>; > ranges = <0x0 0xcc000 0x2000>; > + > + dcan0: can at 0 { > + compatible = "ti,am3352-d_can"; > + reg = <0x0 0x2000>; > + clocks = <&dcan0_fck>; > + clock-names = "fck"; > + syscon-raminit = <&scm_conf 0x644 0>; > + interrupts = <52>; > + status = "disabled"; > + }; > }; > > target-module at d0000 { /* 0x481d0000, ap 62 42.0 */ > - compatible = "ti,sysc"; > - status = "disabled"; > + compatible = "ti,sysc-omap4", "ti,sysc"; > + ti,hwmods = "d_can1"; > + reg = <0xd0000 0x4>; > + reg-names = "rev"; > + /* Domains (P, C): per_pwrdm, l4ls_clkdm */ > + clocks = <&l4ls_clkctrl AM3_D_CAN1_CLKCTRL 0>; > + clock-names = "fck"; > #address-cells = <1>; > #size-cells = <1>; > ranges = <0x0 0xd0000 0x2000>; > + > + dcan1: can at 0 { > + compatible = "ti,am3352-d_can"; > + reg = <0x0 0x2000>; > + clocks = <&dcan1_fck>; > + clock-names = "fck"; > + syscon-raminit = <&scm_conf 0x644 1>; > + interrupts = <55>; > + status = "disabled"; > + }; > }; > > target-module at d8000 { /* 0x481d8000, ap 64 66.0 */ > @@ -1352,6 +1818,17 @@ > #address-cells = <1>; > #size-cells = <1>; > ranges = <0x0 0xd8000 0x1000>; > + > + mmc2: mmc at 0 { > + compatible = "ti,omap4-hsmmc"; > + ti,needs-special-reset; > + dmas = <&edma 2 0 > + &edma 3 0>; > + dma-names = "tx", "rx"; > + interrupts = <28>; > + reg = <0x0 0x1000>; > + status = "disabled"; > + }; > }; > }; > > @@ -1409,6 +1886,39 @@ > #address-cells = <1>; > #size-cells = <1>; > ranges = <0x0 0x0 0x1000>; > + > + epwmss0: epwmss at 0 { > + compatible = "ti,am33xx-pwmss"; > + reg = <0x0 0x10>; > + #address-cells = <1>; > + #size-cells = <1>; > + status = "disabled"; > + ranges = <0x48300100 0x48300100 0x80 /* ECAP */ > + 0x48300180 0x48300180 0x80 /* EQEP */ > + 0x48300200 0x48300200 0x80>; /* EHRPWM */ > + > + ecap0: ecap at 48300100 { > + compatible = "ti,am3352-ecap", > + "ti,am33xx-ecap"; > + #pwm-cells = <3>; > + reg = <0x48300100 0x80>; > + clocks = <&l4ls_gclk>; > + clock-names = "fck"; > + interrupts = <31>; > + interrupt-names = "ecap0"; > + status = "disabled"; > + }; > + > + ehrpwm0: pwm at 48300200 { > + compatible = "ti,am3352-ehrpwm", > + "ti,am33xx-ehrpwm"; > + #pwm-cells = <3>; > + reg = <0x48300200 0x80>; > + clocks = <&ehrpwm0_tbclk>, <&l4ls_gclk>; > + clock-names = "tbclk", "fck"; > + status = "disabled"; > + }; > + }; > }; > > target-module at 2000 { /* 0x48302000, ap 68 52.0 */ > @@ -1431,6 +1941,39 @@ > #address-cells = <1>; > #size-cells = <1>; > ranges = <0x0 0x2000 0x1000>; > + > + epwmss1: epwmss at 0 { > + compatible = "ti,am33xx-pwmss"; > + reg = <0x0 0x10>; > + #address-cells = <1>; > + #size-cells = <1>; > + status = "disabled"; > + ranges = <0x48302100 0x48302100 0x80 /* ECAP */ > + 0x48302180 0x48302180 0x80 /* EQEP */ > + 0x48302200 0x48302200 0x80>; /* EHRPWM */ > + > + ecap1: ecap at 48302100 { > + compatible = "ti,am3352-ecap", > + "ti,am33xx-ecap"; > + #pwm-cells = <3>; > + reg = <0x48302100 0x80>; > + clocks = <&l4ls_gclk>; > + clock-names = "fck"; > + interrupts = <47>; > + interrupt-names = "ecap1"; > + status = "disabled"; > + }; > + > + ehrpwm1: pwm at 48302200 { > + compatible = "ti,am3352-ehrpwm", > + "ti,am33xx-ehrpwm"; > + #pwm-cells = <3>; > + reg = <0x48302200 0x80>; > + clocks = <&ehrpwm1_tbclk>, <&l4ls_gclk>; > + clock-names = "tbclk", "fck"; > + status = "disabled"; > + }; > + }; > }; > > target-module at 4000 { /* 0x48304000, ap 70 44.0 */ > @@ -1453,6 +1996,39 @@ > #address-cells = <1>; > #size-cells = <1>; > ranges = <0x0 0x4000 0x1000>; > + > + epwmss2: epwmss at 0 { > + compatible = "ti,am33xx-pwmss"; > + reg = <0x0 0x10>; > + #address-cells = <1>; > + #size-cells = <1>; > + status = "disabled"; > + ranges = <0x48304100 0x48304100 0x80 /* ECAP */ > + 0x48304180 0x48304180 0x80 /* EQEP */ > + 0x48304200 0x48304200 0x80>; /* EHRPWM */ > + > + ecap2: ecap at 48304100 { > + compatible = "ti,am3352-ecap", > + "ti,am33xx-ecap"; > + #pwm-cells = <3>; > + reg = <0x48304100 0x80>; > + clocks = <&l4ls_gclk>; > + clock-names = "fck"; > + interrupts = <61>; > + interrupt-names = "ecap2"; > + status = "disabled"; > + }; > + > + ehrpwm2: pwm at 48304200 { > + compatible = "ti,am3352-ehrpwm", > + "ti,am33xx-ehrpwm"; > + #pwm-cells = <3>; > + reg = <0x48304200 0x80>; > + clocks = <&ehrpwm2_tbclk>, <&l4ls_gclk>; > + clock-names = "tbclk", "fck"; > + status = "disabled"; > + }; > + }; > }; > > target-module at e000 { /* 0x4830e000, ap 72 4a.0 */ > @@ -1471,6 +2047,13 @@ > #address-cells = <1>; > #size-cells = <1>; > ranges = <0x0 0xe000 0x1000>; > + > + lcdc: lcdc at 0 { > + compatible = "ti,am33xx-tilcdc"; > + reg = <0x0 0x1000>; > + interrupts = <36>; > + status = "disabled"; > + }; > }; > > target-module at 10000 { /* 0x48310000, ap 76 4e.1 */ > @@ -1488,6 +2071,12 @@ > #address-cells = <1>; > #size-cells = <1>; > ranges = <0x0 0x10000 0x2000>; > + > + rng: rng at 0 { > + compatible = "ti,omap4-rng"; > + reg = <0x0 0x2000>; > + interrupts = <111>; > + }; > }; > > target-module at 13000 { /* 0x48313000, ap 97 62.0 */ > diff --git a/arch/arm/boot/dts/am33xx.dtsi b/arch/arm/boot/dts/am33xx.dtsi > --- a/arch/arm/boot/dts/am33xx.dtsi > +++ b/arch/arm/boot/dts/am33xx.dtsi > @@ -8,6 +8,7 @@ > * kind, whether express or implied. > */ > > +#include > #include > #include > #include > @@ -166,87 +167,23 @@ > ranges; > ti,hwmods = "l3_main"; > > - l4_wkup: l4_wkup at 44c00000 { > - compatible = "ti,am3-l4-wkup", "simple-bus"; > - #address-cells = <1>; > - #size-cells = <1>; > - ranges = <0 0x44c00000 0x280000>; > - > + l4_wkup: interconnect at 44c00000 { > wkup_m3: wkup_m3 at 100000 { > compatible = "ti,am3352-wkup-m3"; > reg = <0x100000 0x4000>, > - <0x180000 0x2000>; > + <0x180000 0x2000>; > reg-names = "umem", "dmem"; > ti,hwmods = "wkup_m3"; > ti,pm-firmware = "am335x-pm-firmware.elf"; > }; > - > - prcm: prcm at 200000 { > - compatible = "ti,am3-prcm", "simple-bus"; > - reg = <0x200000 0x4000>; > - #address-cells = <1>; > - #size-cells = <1>; > - ranges = <0 0x200000 0x4000>; > - > - prcm_clocks: clocks { > - #address-cells = <1>; > - #size-cells = <0>; > - }; > - > - prcm_clockdomains: clockdomains { > - }; > - }; > - > - scm: scm at 210000 { > - compatible = "ti,am3-scm", "simple-bus"; > - reg = <0x210000 0x2000>; > - #address-cells = <1>; > - #size-cells = <1>; > - #pinctrl-cells = <1>; > - ranges = <0 0x210000 0x2000>; > - > - am33xx_pinmux: pinmux at 800 { > - compatible = "pinctrl-single"; > - reg = <0x800 0x238>; > - #address-cells = <1>; > - #size-cells = <0>; > - #pinctrl-cells = <1>; > - pinctrl-single,register-width = <32>; > - pinctrl-single,function-mask = <0x7f>; > - }; > - > - scm_conf: scm_conf at 0 { > - compatible = "syscon", "simple-bus"; > - reg = <0x0 0x800>; > - #address-cells = <1>; > - #size-cells = <1>; > - ranges = <0 0 0x800>; > - > - scm_clocks: clocks { > - #address-cells = <1>; > - #size-cells = <0>; > - }; > - }; > - > - wkup_m3_ipc: wkup_m3_ipc at 1324 { > - compatible = "ti,am3352-wkup-m3-ipc"; > - reg = <0x1324 0x24>; > - interrupts = <78>; > - ti,rproc = <&wkup_m3>; > - mboxes = <&mailbox &mbox_wkupm3>; > - }; > - > - edma_xbar: dma-router at f90 { > - compatible = "ti,am335x-edma-crossbar"; > - reg = <0xf90 0x40>; > - #dma-cells = <3>; > - dma-requests = <32>; > - dma-masters = <&edma>; > - }; > - > - scm_clockdomains: clockdomains { > - }; > - }; > + }; > + l4_per: interconnect at 48000000 { > + }; > + l4_fw: interconnect at 47c00000 { > + }; > + l4_fast: interconnect at 4a000000 { > + }; > + l4_mpuss: interconnect at 4b140000 { > }; > > intc: interrupt-controller at 48200000 { > @@ -297,166 +234,6 @@ > interrupt-names = "edma3_tcerrint"; > }; > > - gpio0: gpio at 44e07000 { > - compatible = "ti,omap4-gpio"; > - ti,hwmods = "gpio1"; > - gpio-controller; > - #gpio-cells = <2>; > - interrupt-controller; > - #interrupt-cells = <2>; > - reg = <0x44e07000 0x1000>; > - interrupts = <96>; > - }; > - > - gpio1: gpio at 4804c000 { > - compatible = "ti,omap4-gpio"; > - ti,hwmods = "gpio2"; > - gpio-controller; > - #gpio-cells = <2>; > - interrupt-controller; > - #interrupt-cells = <2>; > - reg = <0x4804c000 0x1000>; > - interrupts = <98>; > - }; > - > - gpio2: gpio at 481ac000 { > - compatible = "ti,omap4-gpio"; > - ti,hwmods = "gpio3"; > - gpio-controller; > - #gpio-cells = <2>; > - interrupt-controller; > - #interrupt-cells = <2>; > - reg = <0x481ac000 0x1000>; > - interrupts = <32>; > - }; > - > - gpio3: gpio at 481ae000 { > - compatible = "ti,omap4-gpio"; > - ti,hwmods = "gpio4"; > - gpio-controller; > - #gpio-cells = <2>; > - interrupt-controller; > - #interrupt-cells = <2>; > - reg = <0x481ae000 0x1000>; > - interrupts = <62>; > - }; > - > - uart0: serial at 44e09000 { > - compatible = "ti,am3352-uart", "ti,omap3-uart"; > - ti,hwmods = "uart1"; > - clock-frequency = <48000000>; > - reg = <0x44e09000 0x2000>; > - interrupts = <72>; > - status = "disabled"; > - dmas = <&edma 26 0>, <&edma 27 0>; > - dma-names = "tx", "rx"; > - }; > - > - uart1: serial at 48022000 { > - compatible = "ti,am3352-uart", "ti,omap3-uart"; > - ti,hwmods = "uart2"; > - clock-frequency = <48000000>; > - reg = <0x48022000 0x2000>; > - interrupts = <73>; > - status = "disabled"; > - dmas = <&edma 28 0>, <&edma 29 0>; > - dma-names = "tx", "rx"; > - }; > - > - uart2: serial at 48024000 { > - compatible = "ti,am3352-uart", "ti,omap3-uart"; > - ti,hwmods = "uart3"; > - clock-frequency = <48000000>; > - reg = <0x48024000 0x2000>; > - interrupts = <74>; > - status = "disabled"; > - dmas = <&edma 30 0>, <&edma 31 0>; > - dma-names = "tx", "rx"; > - }; > - > - uart3: serial at 481a6000 { > - compatible = "ti,am3352-uart", "ti,omap3-uart"; > - ti,hwmods = "uart4"; > - clock-frequency = <48000000>; > - reg = <0x481a6000 0x2000>; > - interrupts = <44>; > - status = "disabled"; > - }; > - > - uart4: serial at 481a8000 { > - compatible = "ti,am3352-uart", "ti,omap3-uart"; > - ti,hwmods = "uart5"; > - clock-frequency = <48000000>; > - reg = <0x481a8000 0x2000>; > - interrupts = <45>; > - status = "disabled"; > - }; > - > - uart5: serial at 481aa000 { > - compatible = "ti,am3352-uart", "ti,omap3-uart"; > - ti,hwmods = "uart6"; > - clock-frequency = <48000000>; > - reg = <0x481aa000 0x2000>; > - interrupts = <46>; > - status = "disabled"; > - }; > - > - i2c0: i2c at 44e0b000 { > - compatible = "ti,omap4-i2c"; > - #address-cells = <1>; > - #size-cells = <0>; > - ti,hwmods = "i2c1"; > - reg = <0x44e0b000 0x1000>; > - interrupts = <70>; > - status = "disabled"; > - }; > - > - i2c1: i2c at 4802a000 { > - compatible = "ti,omap4-i2c"; > - #address-cells = <1>; > - #size-cells = <0>; > - ti,hwmods = "i2c2"; > - reg = <0x4802a000 0x1000>; > - interrupts = <71>; > - status = "disabled"; > - }; > - > - i2c2: i2c at 4819c000 { > - compatible = "ti,omap4-i2c"; > - #address-cells = <1>; > - #size-cells = <0>; > - ti,hwmods = "i2c3"; > - reg = <0x4819c000 0x1000>; > - interrupts = <30>; > - status = "disabled"; > - }; > - > - mmc1: mmc at 48060000 { > - compatible = "ti,omap4-hsmmc"; > - ti,hwmods = "mmc1"; > - ti,dual-volt; > - ti,needs-special-reset; > - ti,needs-special-hs-handling; > - dmas = <&edma_xbar 24 0 0 > - &edma_xbar 25 0 0>; > - dma-names = "tx", "rx"; > - interrupts = <64>; > - reg = <0x48060000 0x1000>; > - status = "disabled"; > - }; > - > - mmc2: mmc at 481d8000 { > - compatible = "ti,omap4-hsmmc"; > - ti,hwmods = "mmc2"; > - ti,needs-special-reset; > - dmas = <&edma 2 0 > - &edma 3 0>; > - dma-names = "tx", "rx"; > - interrupts = <28>; > - reg = <0x481d8000 0x1000>; > - status = "disabled"; > - }; > - > mmc3: mmc at 47810000 { > compatible = "ti,omap4-hsmmc"; > ti,hwmods = "mmc3"; > @@ -466,157 +243,6 @@ > status = "disabled"; > }; > > - hwspinlock: spinlock at 480ca000 { > - compatible = "ti,omap4-hwspinlock"; > - reg = <0x480ca000 0x1000>; > - ti,hwmods = "spinlock"; > - #hwlock-cells = <1>; > - }; > - > - wdt2: wdt at 44e35000 { > - compatible = "ti,omap3-wdt"; > - ti,hwmods = "wd_timer2"; > - reg = <0x44e35000 0x1000>; > - interrupts = <91>; > - }; > - > - dcan0: can at 481cc000 { > - compatible = "ti,am3352-d_can"; > - ti,hwmods = "d_can0"; > - reg = <0x481cc000 0x2000>; > - clocks = <&dcan0_fck>; > - clock-names = "fck"; > - syscon-raminit = <&scm_conf 0x644 0>; > - interrupts = <52>; > - status = "disabled"; > - }; > - > - dcan1: can at 481d0000 { > - compatible = "ti,am3352-d_can"; > - ti,hwmods = "d_can1"; > - reg = <0x481d0000 0x2000>; > - clocks = <&dcan1_fck>; > - clock-names = "fck"; > - syscon-raminit = <&scm_conf 0x644 1>; > - interrupts = <55>; > - status = "disabled"; > - }; > - > - mailbox: mailbox at 480c8000 { > - compatible = "ti,omap4-mailbox"; > - reg = <0x480C8000 0x200>; > - interrupts = <77>; > - ti,hwmods = "mailbox"; > - #mbox-cells = <1>; > - ti,mbox-num-users = <4>; > - ti,mbox-num-fifos = <8>; > - mbox_wkupm3: wkup_m3 { > - ti,mbox-send-noirq; > - ti,mbox-tx = <0 0 0>; > - ti,mbox-rx = <0 0 3>; > - }; > - }; > - > - timer1: timer at 44e31000 { > - compatible = "ti,am335x-timer-1ms"; > - reg = <0x44e31000 0x400>; > - interrupts = <67>; > - ti,hwmods = "timer1"; > - ti,timer-alwon; > - clocks = <&timer1_fck>; > - clock-names = "fck"; > - }; > - > - timer2: timer at 48040000 { > - compatible = "ti,am335x-timer"; > - reg = <0x48040000 0x400>; > - interrupts = <68>; > - ti,hwmods = "timer2"; > - clocks = <&timer2_fck>; > - clock-names = "fck"; > - }; > - > - timer3: timer at 48042000 { > - compatible = "ti,am335x-timer"; > - reg = <0x48042000 0x400>; > - interrupts = <69>; > - ti,hwmods = "timer3"; > - }; > - > - timer4: timer at 48044000 { > - compatible = "ti,am335x-timer"; > - reg = <0x48044000 0x400>; > - interrupts = <92>; > - ti,hwmods = "timer4"; > - ti,timer-pwm; > - }; > - > - timer5: timer at 48046000 { > - compatible = "ti,am335x-timer"; > - reg = <0x48046000 0x400>; > - interrupts = <93>; > - ti,hwmods = "timer5"; > - ti,timer-pwm; > - }; > - > - timer6: timer at 48048000 { > - compatible = "ti,am335x-timer"; > - reg = <0x48048000 0x400>; > - interrupts = <94>; > - ti,hwmods = "timer6"; > - ti,timer-pwm; > - }; > - > - timer7: timer at 4804a000 { > - compatible = "ti,am335x-timer"; > - reg = <0x4804a000 0x400>; > - interrupts = <95>; > - ti,hwmods = "timer7"; > - ti,timer-pwm; > - }; > - > - rtc: rtc at 44e3e000 { > - compatible = "ti,am3352-rtc", "ti,da830-rtc"; > - reg = <0x44e3e000 0x1000>; > - interrupts = <75 > - 76>; > - ti,hwmods = "rtc"; > - clocks = <&clk_24mhz_clkctrl AM3_CLK_24MHZ_CLKDIV32K_CLKCTRL 0>; > - clock-names = "int-clk"; > - }; > - > - spi0: spi at 48030000 { > - compatible = "ti,omap4-mcspi"; > - #address-cells = <1>; > - #size-cells = <0>; > - reg = <0x48030000 0x400>; > - interrupts = <65>; > - ti,spi-num-cs = <2>; > - ti,hwmods = "spi0"; > - dmas = <&edma 16 0 > - &edma 17 0 > - &edma 18 0 > - &edma 19 0>; > - dma-names = "tx0", "rx0", "tx1", "rx1"; > - status = "disabled"; > - }; > - > - spi1: spi at 481a0000 { > - compatible = "ti,omap4-mcspi"; > - #address-cells = <1>; > - #size-cells = <0>; > - reg = <0x481a0000 0x400>; > - interrupts = <125>; > - ti,spi-num-cs = <2>; > - ti,hwmods = "spi1"; > - dmas = <&edma 42 0 > - &edma 43 0 > - &edma 44 0 > - &edma 45 0>; > - dma-names = "tx0", "rx0", "tx1", "rx1"; > - status = "disabled"; > - }; > - > usb: usb at 47400000 { > compatible = "ti,am33xx-usb"; > reg = <0x47400000 0x1000>; > @@ -747,163 +373,6 @@ > }; > }; > > - epwmss0: epwmss at 48300000 { > - compatible = "ti,am33xx-pwmss"; > - reg = <0x48300000 0x10>; > - ti,hwmods = "epwmss0"; > - #address-cells = <1>; > - #size-cells = <1>; > - status = "disabled"; > - ranges = <0x48300100 0x48300100 0x80 /* ECAP */ > - 0x48300180 0x48300180 0x80 /* EQEP */ > - 0x48300200 0x48300200 0x80>; /* EHRPWM */ > - > - ecap0: ecap at 48300100 { > - compatible = "ti,am3352-ecap", > - "ti,am33xx-ecap"; > - #pwm-cells = <3>; > - reg = <0x48300100 0x80>; > - clocks = <&l4ls_gclk>; > - clock-names = "fck"; > - interrupts = <31>; > - interrupt-names = "ecap0"; > - status = "disabled"; > - }; > - > - ehrpwm0: pwm at 48300200 { > - compatible = "ti,am3352-ehrpwm", > - "ti,am33xx-ehrpwm"; > - #pwm-cells = <3>; > - reg = <0x48300200 0x80>; > - clocks = <&ehrpwm0_tbclk>, <&l4ls_gclk>; > - clock-names = "tbclk", "fck"; > - status = "disabled"; > - }; > - }; > - > - epwmss1: epwmss at 48302000 { > - compatible = "ti,am33xx-pwmss"; > - reg = <0x48302000 0x10>; > - ti,hwmods = "epwmss1"; > - #address-cells = <1>; > - #size-cells = <1>; > - status = "disabled"; > - ranges = <0x48302100 0x48302100 0x80 /* ECAP */ > - 0x48302180 0x48302180 0x80 /* EQEP */ > - 0x48302200 0x48302200 0x80>; /* EHRPWM */ > - > - ecap1: ecap at 48302100 { > - compatible = "ti,am3352-ecap", > - "ti,am33xx-ecap"; > - #pwm-cells = <3>; > - reg = <0x48302100 0x80>; > - clocks = <&l4ls_gclk>; > - clock-names = "fck"; > - interrupts = <47>; > - interrupt-names = "ecap1"; > - status = "disabled"; > - }; > - > - ehrpwm1: pwm at 48302200 { > - compatible = "ti,am3352-ehrpwm", > - "ti,am33xx-ehrpwm"; > - #pwm-cells = <3>; > - reg = <0x48302200 0x80>; > - clocks = <&ehrpwm1_tbclk>, <&l4ls_gclk>; > - clock-names = "tbclk", "fck"; > - status = "disabled"; > - }; > - }; > - > - epwmss2: epwmss at 48304000 { > - compatible = "ti,am33xx-pwmss"; > - reg = <0x48304000 0x10>; > - ti,hwmods = "epwmss2"; > - #address-cells = <1>; > - #size-cells = <1>; > - status = "disabled"; > - ranges = <0x48304100 0x48304100 0x80 /* ECAP */ > - 0x48304180 0x48304180 0x80 /* EQEP */ > - 0x48304200 0x48304200 0x80>; /* EHRPWM */ > - > - ecap2: ecap at 48304100 { > - compatible = "ti,am3352-ecap", > - "ti,am33xx-ecap"; > - #pwm-cells = <3>; > - reg = <0x48304100 0x80>; > - clocks = <&l4ls_gclk>; > - clock-names = "fck"; > - interrupts = <61>; > - interrupt-names = "ecap2"; > - status = "disabled"; > - }; > - > - ehrpwm2: pwm at 48304200 { > - compatible = "ti,am3352-ehrpwm", > - "ti,am33xx-ehrpwm"; > - #pwm-cells = <3>; > - reg = <0x48304200 0x80>; > - clocks = <&ehrpwm2_tbclk>, <&l4ls_gclk>; > - clock-names = "tbclk", "fck"; > - status = "disabled"; > - }; > - }; > - > - mac: ethernet at 4a100000 { > - compatible = "ti,am335x-cpsw","ti,cpsw"; > - ti,hwmods = "cpgmac0"; > - clocks = <&cpsw_125mhz_gclk>, <&cpsw_cpts_rft_clk>; > - clock-names = "fck", "cpts"; > - cpdma_channels = <8>; > - ale_entries = <1024>; > - bd_ram_size = <0x2000>; > - mac_control = <0x20>; > - slaves = <2>; > - active_slave = <0>; > - cpts_clock_mult = <0x80000000>; > - cpts_clock_shift = <29>; > - reg = <0x4a100000 0x800 > - 0x4a101200 0x100>; > - #address-cells = <1>; > - #size-cells = <1>; > - /* > - * c0_rx_thresh_pend > - * c0_rx_pend > - * c0_tx_pend > - * c0_misc_pend > - */ > - interrupts = <40 41 42 43>; > - ranges; > - syscon = <&scm_conf>; > - status = "disabled"; > - > - davinci_mdio: mdio at 4a101000 { > - compatible = "ti,cpsw-mdio","ti,davinci_mdio"; > - #address-cells = <1>; > - #size-cells = <0>; > - ti,hwmods = "davinci_mdio"; > - bus_freq = <1000000>; > - reg = <0x4a101000 0x100>; > - status = "disabled"; > - }; > - > - cpsw_emac0: slave at 4a100200 { > - /* Filled in by U-Boot */ > - mac-address = [ 00 00 00 00 00 00 ]; > - }; > - > - cpsw_emac1: slave at 4a100300 { > - /* Filled in by U-Boot */ > - mac-address = [ 00 00 00 00 00 00 ]; > - }; > - > - phy_sel: cpsw-phy-sel at 44e10650 { > - compatible = "ti,am3352-cpsw-phy-sel"; > - reg= <0x44e10650 0x4>; > - reg-names = "gmii-sel"; > - }; > - }; > - > ocmcram: ocmcram at 40300000 { > compatible = "mmio-sram"; > reg = <0x40300000 0x10000>; /* 64k */ > @@ -924,40 +393,6 @@ > }; > }; > > - elm: elm at 48080000 { > - compatible = "ti,am3352-elm"; > - reg = <0x48080000 0x2000>; > - interrupts = <4>; > - ti,hwmods = "elm"; > - status = "disabled"; > - }; > - > - lcdc: lcdc at 4830e000 { > - compatible = "ti,am33xx-tilcdc"; > - reg = <0x4830e000 0x1000>; > - interrupts = <36>; > - ti,hwmods = "lcdc"; > - status = "disabled"; > - }; > - > - tscadc: tscadc at 44e0d000 { > - compatible = "ti,am3359-tscadc"; > - reg = <0x44e0d000 0x1000>; > - interrupts = <16>; > - ti,hwmods = "adc_tsc"; > - status = "disabled"; > - dmas = <&edma 53 0>, <&edma 57 0>; > - dma-names = "fifo0", "fifo1"; > - > - tsc { > - compatible = "ti,am3359-tsc"; > - }; > - am335x_adc: adc { > - #io-channel-cells = <1>; > - compatible = "ti,am3359-adc"; > - }; > - }; > - > emif: emif at 4c000000 { > compatible = "ti,emif-am3352"; > reg = <0x4c000000 0x1000000>; > @@ -1005,42 +440,8 @@ > <&edma 5 0>; > dma-names = "tx", "rx"; > }; > - > - mcasp0: mcasp at 48038000 { > - compatible = "ti,am33xx-mcasp-audio"; > - ti,hwmods = "mcasp0"; > - reg = <0x48038000 0x2000>, > - <0x46000000 0x400000>; > - reg-names = "mpu", "dat"; > - interrupts = <80>, <81>; > - interrupt-names = "tx", "rx"; > - status = "disabled"; > - dmas = <&edma 8 2>, > - <&edma 9 2>; > - dma-names = "tx", "rx"; > - }; > - > - mcasp1: mcasp at 4803c000 { > - compatible = "ti,am33xx-mcasp-audio"; > - ti,hwmods = "mcasp1"; > - reg = <0x4803C000 0x2000>, > - <0x46400000 0x400000>; > - reg-names = "mpu", "dat"; > - interrupts = <82>, <83>; > - interrupt-names = "tx", "rx"; > - status = "disabled"; > - dmas = <&edma 10 2>, > - <&edma 11 2>; > - dma-names = "tx", "rx"; > - }; > - > - rng: rng at 48310000 { > - compatible = "ti,omap4-rng"; > - ti,hwmods = "rng"; > - reg = <0x48310000 0x2000>; > - interrupts = <111>; > - }; > }; > }; > > +#include "am33xx-l4.dtsi" > #include "am33xx-clocks.dtsi" > - P?ter Texas Instruments Finland Oy, Porkkalankatu 22, 00180 Helsinki. Y-tunnus/Business ID: 0615521-4. Kotipaikka/Domicile: Helsinki