From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-7.2 required=3.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,HEADER_FROM_DIFFERENT_DOMAINS,MAILING_LIST_MULTI, SPF_HELO_NONE,SPF_PASS,UNPARSEABLE_RELAY,URIBL_BLOCKED,USER_AGENT_SANE_2 autolearn=no autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id F422BC4320E for ; Tue, 24 Aug 2021 10:21:57 +0000 (UTC) Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by mail.kernel.org (Postfix) with ESMTP id DC8A5610FB for ; Tue, 24 Aug 2021 10:21:57 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S236177AbhHXKWk (ORCPT ); Tue, 24 Aug 2021 06:22:40 -0400 Received: from mailgw01.mediatek.com ([60.244.123.138]:47496 "EHLO mailgw01.mediatek.com" rhost-flags-OK-FAIL-OK-FAIL) by vger.kernel.org with ESMTP id S236120AbhHXKWh (ORCPT ); Tue, 24 Aug 2021 06:22:37 -0400 X-UUID: c770831e8cc144d9bb474aff35d7fffc-20210824 DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=mediatek.com; s=dk; h=Content-Transfer-Encoding:MIME-Version:Content-Type:References:In-Reply-To:Date:CC:To:From:Subject:Message-ID; bh=nSqLnW0/e7tRkrLPR2Yjtna5rd1Ta+Kd5fx61UGVvec=; b=NjUmPKZVZowRkc6t+vW2bGaKHFgERb/HFeeUUhXpLcE5tWN5LarhvX8iyp2uPhhvkS7ULb7z6zUzoOfZWLCTUHK2WKkVqkUAyxlclO81MJLFgsAIYp61FBB21DDDKNFBuRQKPkD3eExWkk3bYhYKypadj9u7ChS5t9UA4nhKgcw=; X-UUID: c770831e8cc144d9bb474aff35d7fffc-20210824 Received: from mtkcas11.mediatek.inc [(172.21.101.40)] by mailgw01.mediatek.com (envelope-from ) (Generic MTA with TLSv1.2 ECDHE-RSA-AES256-SHA384 256/256) with ESMTP id 621387850; Tue, 24 Aug 2021 18:21:50 +0800 Received: from mtkcas11.mediatek.inc (172.21.101.40) by mtkmbs07n1.mediatek.inc (172.21.101.16) with Microsoft SMTP Server (TLS) id 15.0.1497.2; Tue, 24 Aug 2021 18:21:48 +0800 Received: from mhfsdcap04 (10.17.3.154) by mtkcas11.mediatek.inc (172.21.101.73) with Microsoft SMTP Server id 15.0.1497.2 via Frontend Transport; Tue, 24 Aug 2021 18:21:47 +0800 Message-ID: <6224223ec1ead769f281af54f93bd3142a8e212b.camel@mediatek.com> Subject: Re: [PATCH v5, 00/15] Using component framework to support multi hardware decode From: "yunfei.dong@mediatek.com" To: Ezequiel Garcia CC: Daniel Vetter , dri-devel , Alexandre Courbot , Hans Verkuil , "Tzung-Bi Shih" , Tiffany Lin , Andrew-CT Chen , Mauro Carvalho Chehab , Rob Herring , Matthias Brugger , Tomasz Figa , Hsin-Yi Wang , Fritz Koenig , Irui Wang , linux-media , devicetree , Linux Kernel Mailing List , linux-arm-kernel , srv_heupstream , "moderated list:ARM/Mediatek SoC support" , , George Sun Date: Tue, 24 Aug 2021 18:21:48 +0800 In-Reply-To: References: <20210811025801.21597-1-yunfei.dong@mediatek.com> <1b79a67b703d2c894bc4d9458c760e082fc42958.camel@mediatek.com> <1629446378.18871.27.camel@mhfsdcap03> Content-Type: text/plain; charset="UTF-8" X-Mailer: Evolution 3.28.5-0ubuntu0.18.04.2 MIME-Version: 1.0 X-MTK: N Content-Transfer-Encoding: base64 Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org SGkgRXplcXVpZWwsDQoNClRoYW5rcyBmb3IgeW91ciBzdWdnZXN0aW9uLg0KDQpPbiBTdW4sIDIw MjEtMDgtMjIgYXQgMTE6MzIgLTAzMDAsIEV6ZXF1aWVsIEdhcmNpYSB3cm90ZToNCj4gT24gRnJp LCAyMCBBdWcgMjAyMSBhdCAwNDo1OSwgeXVuZmVpLmRvbmdAbWVkaWF0ZWsuY29tDQo+IDx5dW5m ZWkuZG9uZ0BtZWRpYXRlay5jb20+IHdyb3RlOg0KPiA+IA0KPiA+IEhpIEV6ZXF1aWVsLA0KPiA+ IA0KPiA+IFRoYW5rcyBmb3IgeW91ciBkZXRhaWwgZmVlZGJhY2suDQo+ID4gDQo+ID4gT24gVGh1 LCAyMDIxLTA4LTE5IGF0IDExOjEwIC0wMzAwLCBFemVxdWllbCBHYXJjaWEgd3JvdGU6DQo+ID4g PiBPbiBUaHUsIDE5IEF1ZyAyMDIxIGF0IDA0OjEzLCB5dW5mZWkuZG9uZ0BtZWRpYXRlay5jb20N Cj4gPiA+IDx5dW5mZWkuZG9uZ0BtZWRpYXRlay5jb20+IHdyb3RlOg0KPiA+ID4gPiANCj4gPiA+ ID4gSGkgRXplcXVpZWwsDQo+ID4gPiA+IA0KPiA+ID4gPiBUaGFua3MgZm9yIHlvdXIgc3VnZ2Vz dGlvbi4NCj4gPiA+ID4gDQo+ID4gPiA+IE9uIFdlZCwgMjAyMS0wOC0xOCBhdCAxMToxMSAtMDMw MCwgRXplcXVpZWwgR2FyY2lhIHdyb3RlOg0KPiA+ID4gPiA+ICtkYW52ZXQNCj4gPiA+ID4gPiAN Cj4gPiA+ID4gPiBIaSwNCj4gPiA+ID4gPiANCj4gPiA+ID4gPiBPbiBUdWUsIDEwIEF1ZyAyMDIx IGF0IDIzOjU4LCBZdW5mZWkgRG9uZyA8DQo+ID4gPiA+ID4geXVuZmVpLmRvbmdAbWVkaWF0ZWsu Y29tPg0KPiA+ID4gPiA+IHdyb3RlOg0KPiA+ID4gPiA+ID4gDQo+ID4gPiA+ID4gPiBUaGlzIHNl cmllcyBhZGRzIHN1cHBvcnQgZm9yIG11bHRpIGhhcmR3YXJlIGRlY29kZSBpbnRvDQo+ID4gPiA+ ID4gPiBtdGstdmNvZGVjLA0KPiA+ID4gPiA+ID4gYnkgZmlyc3QNCj4gPiA+ID4gPiA+IGFkZGlu ZyBjb21wb25lbnQgZnJhbWV3b3JrIHRvIG1hbmFnZSBlYWNoIGhhcmR3YXJlDQo+ID4gPiA+ID4g PiBpbmZvcm1hdGlvbjoNCj4gPiA+ID4gPiA+IGludGVycnVwdCwNCj4gPiA+ID4gPiA+IGNsb2Nr LCByZWdpc3RlciBiYXNlcyBhbmQgcG93ZXIuIFNlY29uZGx5IGFkZCBjb3JlIHRocmVhZA0KPiA+ ID4gPiA+ID4gdG8gZGVhbA0KPiA+ID4gPiA+ID4gd2l0aCBjb3JlDQo+ID4gPiA+ID4gPiBoYXJk d2FyZSBtZXNzYWdlLCBhdCB0aGUgc2FtZSB0aW1lLCBhZGQgbXNnIHF1ZXVlIGZvcg0KPiA+ID4g PiA+ID4gZGlmZmVyZW50DQo+ID4gPiA+ID4gPiBoYXJkd2FyZQ0KPiA+ID4gPiA+ID4gc2hhcmUg bWVzc2FnZXMuIExhc3RseSwgdGhlIGFyY2hpdGVjdHVyZSBvZiBkaWZmZXJlbnQgc3BlY3MNCj4g PiA+ID4gPiA+IGFyZSBub3QNCj4gPiA+ID4gPiA+IHRoZSBzYW1lLA0KPiA+ID4gPiA+ID4gdXNp bmcgc3BlY3MgdHlwZSB0byBzZXBhcmF0ZSB0aGVtLg0KPiA+ID4gPiA+ID4gDQo+ID4gPiA+ID4g DQo+ID4gPiA+ID4gSSBkb24ndCB0aGluayBpdCdzIGEgZ29vZCBpZGVhIHRvIGludHJvZHVjZSB0 aGUgY29tcG9uZW50IEFQSQ0KPiA+ID4gPiA+IGluIHRoZQ0KPiA+ID4gPiA+IG1lZGlhIHN1YnN5 c3RlbS4gSXQgZG9lc24ndCBzZWVtIHRvIGJlIG1haW50YWluZWQsIElSQw0KPiA+ID4gPiA+IHRo ZXJlJ3Mgbm90DQo+ID4gPiA+ID4gZXZlbg0KPiA+ID4gPiA+IGEgbWFpbnRhaW5lciBmb3IgaXQs IGFuZCBpdCBoYXMgc29tZSBpc3N1ZXMgdGhhdCB3ZXJlIG5ldmVyDQo+ID4gPiA+ID4gYWRkcmVz c2VkLg0KPiA+ID4gPiA+IA0KPiA+ID4gPiA+IEl0IHdvdWxkIGJlIHJlYWxseSBpbXBvcnRhbnQg dG8gYXZvaWQgaXQuIElzIGl0IHJlYWxseSBuZWVkZWQNCj4gPiA+ID4gPiBpbiB0aGUNCj4gPiA+ ID4gPiBmaXJzdCBwbGFjZT8NCj4gPiA+ID4gPiANCj4gPiA+ID4gPiBUaGFua3MsDQo+ID4gPiA+ ID4gRXplcXVpZWwNCj4gPiA+ID4gDQo+ID4gPiA+IEZvciB0aGVyZSBhcmUgbWFueSBoYXJkd2Fy ZSBuZWVkIHRvIHVzZSwgbXQ4MTkyIGlzIHRocmVlIGFuZA0KPiA+ID4gPiBtdDgxOTUgaXMNCj4g PiA+ID4gZml2ZS4gTWF5YmUgbmVlZCBtb3JlIHRvIGJlIHVzZWQgaW4gdGhlIGZlYXR1cmUuDQo+ ID4gPiA+IA0KPiA+ID4gPiBFYWNoIGhhcmR3YXJlIGhhcyBpbmRlcGVuZGVudCBjbGsvcG93ZXIv aW9tbXUgcG9ydC9pcnEuDQo+ID4gPiA+IFVzZSBjb21wb25lbnQgaW50ZXJmYWNlIGluIHByb2Ig dG8gZ2V0IGVhY2ggY29tcG9uZW50J3MNCj4gPiA+ID4gaW5mb3JtYXRpb24uDQo+ID4gPiA+IEp1 c3QgZW5hYmxlIHRoZSBoYXJkd2FyZSB3aGVuIG5lZWQgdG8gdXNlIGl0LCB2ZXJ5IGNvbnZlbmll bnQNCj4gPiA+ID4gYW5kDQo+ID4gPiA+IHNpbXBsZS4NCj4gPiA+ID4gDQo+ID4gPiA+IEkgZm91 bmQgdGhhdCB0aGVyZSBhcmUgbWFueSBtb2R1bGVzIHVzZSBjb21wb25lbnQgdG8gbWFuYWdlDQo+ ID4gPiA+IGhhcmR3YXJlDQo+ID4gPiA+IGluZm9ybWF0aW9uLCBzdWNoIGFzIGlvbW11IGFuZCBk cm0gZXRjLg0KPiA+ID4gPiANCj4gPiA+IA0KPiA+ID4gTWFueSBkcml2ZXJzIHN1cHBvcnQgbXVs dGlwbGUgaGFyZHdhcmUgdmFyaWFudHMsIHdoZXJlIGVhY2gNCj4gPiA+IHZhcmlhbnQNCj4gPiA+ IGhhcyBhIGRpZmZlcmVudCBudW1iZXIgb2YgY2xvY2tzIG9yIGludGVycnVwdHMsIHNlZSBmb3Ig aW5zdGFuY2UNCj4gPiA+IHN0cnVjdCBoYW50cm9fdmFyaWFudCB3aGljaCBhbGxvd3MgdG8gZXhw b3NlIGRpZmZlcmVudCBjb2RlYw0KPiA+ID4gY29yZXMsDQo+ID4gPiBzb21lIGhhdmluZyBib3Ro IGRlY29kZXIvZW5jb2RlciwgYW5kIHNvbWUgaGF2aW5nIGp1c3QgYSBkZWNvZGVyLg0KPiA+ID4g DQo+ID4gPiBUaGUgY29tcG9uZW50IEFQSSBpcyBtb3N0bHkgdXNlZCBieSBEUk0gdG8gYWdncmVn YXRlIGluZGVwZW5kZW50DQo+ID4gPiBzdWJkZXZpY2VzIChjYWxsZWQgY29tcG9uZW50cykgaW50 byBhbiBhZ2dyZWdhdGVkIGRyaXZlci4NCj4gPiA+IA0KPiA+ID4gRm9yIGluc3RhbmNlLCBhIERS TSBkcml2ZXIgbmVlZHMgdG8gZ2x1ZSB0b2dldGhlciB0aGUgSERNSSwgTUlQSSwNCj4gPiA+IGFu ZCBwbGFueSBjb250cm9sbGVyLCBvciBhbnkgb3RoZXIgaGFyZHdhcmUgYXJyYW5nZW1lbnQgd2hl cmUNCj4gPiA+IGRldmljZXMgY2FuIGJlIGRlc2NyaWJlZCBpbmRlcGVuZGVudGx5Lg0KPiA+ID4g DQo+ID4gDQo+ID4gVGhlIHVzYWdlIHNjZW5hcmlvIGlzIHZlcnkgc2ltaWxhciB3aXRoIGRybSBh bmQgaW9tbXUsIFNvIGRlY2lkZSB0bw0KPiA+IHVzZQ0KPiA+IGNvbXBvbmVudCBmcmFtZXdvcmsu DQo+ID4gRGVjb2RlIGhhcyB0aHJlZS9maXZlIG9yIG1vcmUgaGFyZHdhcmVzLCB0aGVzZSBoYXJk d2FyZSBhcmUNCj4gPiBpbmRlcGVuZGVudC4NCj4gPiBGb3IgbXQ4MTgzIGp1c3QgbmVlZCBjb3Jl IGhhcmR3YXJlIHRvIGRlY29kZSwgYnV0IG10ODE5MiBoYXMNCj4gPiBsYXQsc29jIGFuZA0KPiA+ IGNvcmUgaGFyZHdhcmUgdG8gZGVjb2RlLiBXaGVuIGxhdCBuZWVkIHRvIHVzZSwganVzdCBlbmFi bGUgbGF0DQo+ID4gaGFyZHdhcmUsDQo+ID4gY29yZSBpcyB0aGUgc2FtZS5BbmQgbXQ4MTk1IHdp bGwgaGFzIHR3byBjb3JlcywgZWFjaCBjb3JlIGNhbiB3b3JrDQo+ID4gd2VsbA0KPiA+IGluZGVw ZW5kZW50Lg0KPiA+IA0KPiA+IEZvciBlYWNoIGNvbXBvbmVudCBkZXZpY2UganVzdCB1c2VkIHRv IG9wZW4gdGhlaXIgcG93ZXIvY2xrL2lvbW11DQo+ID4gcG9ydC9pcnEgd2hlbiBtYXN0ZXIgbmVl ZCB0byBlbmFibGUgaXQuIFRoZSBtYWluIGxvZ2ljIGlzIGluIG1hc3Rlcg0KPiA+IGRldmljZS4N Cj4gPiANCj4gPiA+IFRoZSBjb21wb25lbnQgQVBJIG1heSBsb29rIHNpbXBsZSBidXQgaGFzIHNv bWUgaXNzdWVzLCBpdCdzIG5vdA0KPiA+ID4gZWFzeQ0KPiA+ID4gdG8gZGVidWcsIGFuZCBjYW4g Y2F1c2UgdHJvdWJsZXMgaWYgbm90IHVzZWQgYXMgZXhwZWN0ZWQgWzFdLg0KPiA+ID4gSXQncyB3 b3J0aCBtYWtpbmcgc3VyZSB5b3UgYWN0dWFsbHkgbmVlZCBhIGZyYW1ld29yaw0KPiA+ID4gdG8g Z2x1ZSBkaWZmZXJlbnQgZGV2aWNlcyB0b2dldGhlci4NCj4gPiA+IA0KPiA+IA0KPiA+IEVhY2gg aGFyZHdhcmUgaGFzIGl0cyBpbmRleCwgbWFzdGVyIGNhbiBnZXQgaGFyZHdhcmUgaW5mb3JtYXRp b24NCj4gPiBhY2NvcmRpbmcgdGhlc2UgaW5kZXgsIGxvb2tzIG5vdCBjb21wbGV4LiBXaGF0IGRv IHlvdSBtZWFuIGFib3V0DQo+ID4gbm90DQo+ID4gZWFzeSB0byBkZWJ1Zz8NCj4gPiANCj4gPiA+ ID4gRG8geW91IGhhdmUgYW55IG90aGVyIHN1Z2dlc3Rpb24gZm9yIHRoaXMgYXJjaGl0ZWN0dXJl Pw0KPiA+ID4gPiANCj4gPiA+IA0KPiA+ID4gTG9va2luZyBhdCB0aGUgZGlmZmVyZW50IHBhdGNo c2V0cyB0aGF0IGFyZSBwb3N0ZWQsIGl0J3Mgbm90DQo+ID4gPiBjbGVhcg0KPiA+ID4gdG8gbWUg d2hhdCBleGFjdGx5IGFyZSB0aGUgZGlmZmVyZW50IGFyY2hpdGVjdHVyZXMgdGhhdCB5b3UNCj4g PiA+IGludGVuZA0KPiA+ID4gdG8gc3VwcG9ydCwgY2FuIHlvdSBzb21lIGRvY3VtZW50YXRpb24g d2hpY2ggY2xhcmlmaWVzIHRoYXQ/DQo+ID4gPiANCj4gPiANCj4gPiBIYXZlIGZpdmUgaGFyZHdh cmVzIGxhdCxzb2MsY29yZTAsY29yZTEgYW5kIG1haW4uIExhdCB0aHJlYWQgY2FuDQo+ID4gdXNl IGxhdA0KPiA+IHNvYyBhbmQgbWFpbiwgY29yZSB0aHJlYWQgY2FuIHVzZSBzb2MsbGF0LCBjb3Jl MCBhbmQgY29yZTEuIENvcmUNCj4gPiB0aHJlYWQNCj4gPiBjYW4gYmUgdXNlZCBvciBub3QgZm9y IGRpZmZlcmVudCBwcm9qZWN0Lg0KPiANCj4gQ2FuIHlvdSBleHBsYWluIHdoYXQgYXJlIHRoZXNl IGxhdCxzb2MgYW5kIGNvcmUgdGhyZWFkcyBmb3I/DQo+IA0KWW91IGNhbiByZWdhcmRzIGxhdCxz b2MgYW5kIGNvcmUgYXMgaGFyZHdhcmUsIGVhY2ggaGFyZHdhcmUgY2FuIHdvcmsNCmluZGVwZW5k ZW50LiBMYXQgYW5kIGNvcmUgdGhyZWFkcyB1c2VkIHRvIGNvbnRyb2wgaGFyZHdhcmUgdG8gZGVj b2RlLg0KPiA+IEFsc28gTmVlZCB0byB1c2UgdGhlc2UNCj4gPiBoYXJkd2FyZSBkeW5hbWljIGF0 IHRoZSBzYW1lIHRpbWUuIFNvIEkgdXNlIGNvbXBvbmVudCBmcmFtZXdvcmssDQo+ID4ganVzdA0K PiA+IG5lZWQgdG8ga25vdyB0aGUgdXNlZCAgaGFyZHdhcmUgaW5kZXggYWNjb3JkaW5nIHRvIGRp ZmZlcmVudA0KPiA+IHByb2plY3QuTmVlZCBub3QgdG8gZG8gY29tcGxleCBsb2dpYyB0byBtYW5h Z2UgdGhlc2UgaGFyZHdhcmVzLg0KPiA+IA0KPiANCj4gSSBhbSBub3QgdGhyaWxsZWQgdG8gc2Vl IHRoZSBjb21wb25lbnQgZnJhbWV3b3JrIGludHJvZHVjZWQgdG8gdGhlDQo+IG1lZGlhIHN1YnN5 c3RlbS4gTGlrZSBJIHNhaWQsIGl0IGhhcyBubyBjbGVhciBtYWludGFpbmVyLCBhbmQgaXQncw0K PiBub3QNCj4gZWFzeSB0byB1c2UuDQo+IA0KSG93IGRvIHlvdSB0aGluayBhYm91dCBEZW5pZWwg VmV0dGVyJ3MgbWFpbCA/IEl0IGxvb2tzIHRoYXQgdGhlcmUgYXJlDQptYWludGFpbmVyIGZvciBp dC4NCj4gVGhlIG1lZGlhIHN1YnN5c3RlbSBoYXMgc29tZSBzdXBwb3J0IHdoaWNoIEFGQUlLIGRv ZXMgdGhlIHNhbWUgdGhpbmcsDQo+IHNlZSB2NGwyLWFzeW5jLCB3aGljaCBpcyBtYWludGFpbmVk IGJ5IG1lZGlhIHBlb3BsZS4NCj4gDQpJZiBjb21wb25lbnQgY2FuIGJlIHVzZWQsIEkgcHJlZmVy IHRvIHVzZSBpdC4gQXQgdGhlIG90aGVyIGhhbmQsIEkgd2lsbA0KdHJ5IHRvIHVzZSB0aGVzZSBt ZXRob2QgYXMgY29tcGFyZWQuDQo+IFBsZWFzZSBwdXNoIGEgYnJhbmNoIGJhc2VkIG9uIG1lZGlh L21hc3RlciBjb250YWluaW5nIHRoZXNlIGNoYW5nZXMuDQo+IEkgc2VlIHRoZXJlIGFyZSBvdGhl ciBwYXRjaCBzZXJpZXMgZm9yIHRoaXMgZGV2aWNlLCBidXQgaXQncyBoYXJkIHRvDQo+IHRyYWNr DQo+IHdoaWNoIGdvZXMgZmlyc3QsIGV0Yy4NCj4gDQpJIG5lZWQgdGltZSB0byBwdXNoIGEgYnJh bmNoLCBvciB5b3UgY2FuIGdldCB0aGUgbGF0ZXN0IGtlcm5lbCBhbmQgZ2l0DQphbSB0aGVzZSBw YXRjaGVzLCBtYXliZSBtdWNoIHF1aWNrZXIuDQo+IFRoYW5rcywNCj4gRXplcXVpZWwNCg0KVGhh bmtzLA0KWXVuZmVpIERvbmcNCg== From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-7.2 required=3.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,HEADER_FROM_DIFFERENT_DOMAINS,MAILING_LIST_MULTI, SPF_HELO_NONE,SPF_PASS,UNPARSEABLE_RELAY,URIBL_BLOCKED,USER_AGENT_SANE_2 autolearn=no autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id 07C4EC4320A for ; Tue, 24 Aug 2021 10:21:57 +0000 (UTC) Received: from gabe.freedesktop.org (gabe.freedesktop.org [131.252.210.177]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by mail.kernel.org (Postfix) with ESMTPS id C8ABB613A7 for ; Tue, 24 Aug 2021 10:21:56 +0000 (UTC) DMARC-Filter: OpenDMARC Filter v1.4.1 mail.kernel.org C8ABB613A7 Authentication-Results: mail.kernel.org; dmarc=fail (p=none dis=none) header.from=mediatek.com Authentication-Results: mail.kernel.org; spf=none smtp.mailfrom=lists.freedesktop.org Received: from gabe.freedesktop.org (localhost [127.0.0.1]) by gabe.freedesktop.org (Postfix) with ESMTP id 2B4F289FE6; Tue, 24 Aug 2021 10:21:56 +0000 (UTC) Received: from mailgw01.mediatek.com (unknown [60.244.123.138]) by gabe.freedesktop.org (Postfix) with ESMTPS id BB4F089FE6 for ; Tue, 24 Aug 2021 10:21:54 +0000 (UTC) X-UUID: c770831e8cc144d9bb474aff35d7fffc-20210824 DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=mediatek.com; s=dk; h=Content-Transfer-Encoding:MIME-Version:Content-Type:References:In-Reply-To:Date:CC:To:From:Subject:Message-ID; bh=nSqLnW0/e7tRkrLPR2Yjtna5rd1Ta+Kd5fx61UGVvec=; b=NjUmPKZVZowRkc6t+vW2bGaKHFgERb/HFeeUUhXpLcE5tWN5LarhvX8iyp2uPhhvkS7ULb7z6zUzoOfZWLCTUHK2WKkVqkUAyxlclO81MJLFgsAIYp61FBB21DDDKNFBuRQKPkD3eExWkk3bYhYKypadj9u7ChS5t9UA4nhKgcw=; X-UUID: c770831e8cc144d9bb474aff35d7fffc-20210824 Received: from mtkcas11.mediatek.inc [(172.21.101.40)] by mailgw01.mediatek.com (envelope-from ) (Generic MTA with TLSv1.2 ECDHE-RSA-AES256-SHA384 256/256) with ESMTP id 621387850; Tue, 24 Aug 2021 18:21:50 +0800 Received: from mtkcas11.mediatek.inc (172.21.101.40) by mtkmbs07n1.mediatek.inc (172.21.101.16) with Microsoft SMTP Server (TLS) id 15.0.1497.2; Tue, 24 Aug 2021 18:21:48 +0800 Received: from mhfsdcap04 (10.17.3.154) by mtkcas11.mediatek.inc (172.21.101.73) with Microsoft SMTP Server id 15.0.1497.2 via Frontend Transport; Tue, 24 Aug 2021 18:21:47 +0800 Message-ID: <6224223ec1ead769f281af54f93bd3142a8e212b.camel@mediatek.com> Subject: Re: [PATCH v5, 00/15] Using component framework to support multi hardware decode From: "yunfei.dong@mediatek.com" To: Ezequiel Garcia CC: Daniel Vetter , dri-devel , Alexandre Courbot , Hans Verkuil , "Tzung-Bi Shih" , Tiffany Lin , Andrew-CT Chen , Mauro Carvalho Chehab , Rob Herring , Matthias Brugger , Tomasz Figa , Hsin-Yi Wang , Fritz Koenig , Irui Wang , linux-media , devicetree , Linux Kernel Mailing List , linux-arm-kernel , srv_heupstream , "moderated list:ARM/Mediatek SoC support" , , George Sun Date: Tue, 24 Aug 2021 18:21:48 +0800 In-Reply-To: References: <20210811025801.21597-1-yunfei.dong@mediatek.com> <1b79a67b703d2c894bc4d9458c760e082fc42958.camel@mediatek.com> <1629446378.18871.27.camel@mhfsdcap03> Content-Type: text/plain; charset="UTF-8" X-Mailer: Evolution 3.28.5-0ubuntu0.18.04.2 MIME-Version: 1.0 X-MTK: N Content-Transfer-Encoding: base64 X-BeenThere: dri-devel@lists.freedesktop.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: Direct Rendering Infrastructure - Development List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: dri-devel-bounces@lists.freedesktop.org Sender: "dri-devel" SGkgRXplcXVpZWwsDQoNClRoYW5rcyBmb3IgeW91ciBzdWdnZXN0aW9uLg0KDQpPbiBTdW4sIDIw MjEtMDgtMjIgYXQgMTE6MzIgLTAzMDAsIEV6ZXF1aWVsIEdhcmNpYSB3cm90ZToNCj4gT24gRnJp LCAyMCBBdWcgMjAyMSBhdCAwNDo1OSwgeXVuZmVpLmRvbmdAbWVkaWF0ZWsuY29tDQo+IDx5dW5m ZWkuZG9uZ0BtZWRpYXRlay5jb20+IHdyb3RlOg0KPiA+IA0KPiA+IEhpIEV6ZXF1aWVsLA0KPiA+ IA0KPiA+IFRoYW5rcyBmb3IgeW91ciBkZXRhaWwgZmVlZGJhY2suDQo+ID4gDQo+ID4gT24gVGh1 LCAyMDIxLTA4LTE5IGF0IDExOjEwIC0wMzAwLCBFemVxdWllbCBHYXJjaWEgd3JvdGU6DQo+ID4g PiBPbiBUaHUsIDE5IEF1ZyAyMDIxIGF0IDA0OjEzLCB5dW5mZWkuZG9uZ0BtZWRpYXRlay5jb20N Cj4gPiA+IDx5dW5mZWkuZG9uZ0BtZWRpYXRlay5jb20+IHdyb3RlOg0KPiA+ID4gPiANCj4gPiA+ ID4gSGkgRXplcXVpZWwsDQo+ID4gPiA+IA0KPiA+ID4gPiBUaGFua3MgZm9yIHlvdXIgc3VnZ2Vz dGlvbi4NCj4gPiA+ID4gDQo+ID4gPiA+IE9uIFdlZCwgMjAyMS0wOC0xOCBhdCAxMToxMSAtMDMw MCwgRXplcXVpZWwgR2FyY2lhIHdyb3RlOg0KPiA+ID4gPiA+ICtkYW52ZXQNCj4gPiA+ID4gPiAN Cj4gPiA+ID4gPiBIaSwNCj4gPiA+ID4gPiANCj4gPiA+ID4gPiBPbiBUdWUsIDEwIEF1ZyAyMDIx IGF0IDIzOjU4LCBZdW5mZWkgRG9uZyA8DQo+ID4gPiA+ID4geXVuZmVpLmRvbmdAbWVkaWF0ZWsu Y29tPg0KPiA+ID4gPiA+IHdyb3RlOg0KPiA+ID4gPiA+ID4gDQo+ID4gPiA+ID4gPiBUaGlzIHNl cmllcyBhZGRzIHN1cHBvcnQgZm9yIG11bHRpIGhhcmR3YXJlIGRlY29kZSBpbnRvDQo+ID4gPiA+ ID4gPiBtdGstdmNvZGVjLA0KPiA+ID4gPiA+ID4gYnkgZmlyc3QNCj4gPiA+ID4gPiA+IGFkZGlu ZyBjb21wb25lbnQgZnJhbWV3b3JrIHRvIG1hbmFnZSBlYWNoIGhhcmR3YXJlDQo+ID4gPiA+ID4g PiBpbmZvcm1hdGlvbjoNCj4gPiA+ID4gPiA+IGludGVycnVwdCwNCj4gPiA+ID4gPiA+IGNsb2Nr LCByZWdpc3RlciBiYXNlcyBhbmQgcG93ZXIuIFNlY29uZGx5IGFkZCBjb3JlIHRocmVhZA0KPiA+ ID4gPiA+ID4gdG8gZGVhbA0KPiA+ID4gPiA+ID4gd2l0aCBjb3JlDQo+ID4gPiA+ID4gPiBoYXJk d2FyZSBtZXNzYWdlLCBhdCB0aGUgc2FtZSB0aW1lLCBhZGQgbXNnIHF1ZXVlIGZvcg0KPiA+ID4g PiA+ID4gZGlmZmVyZW50DQo+ID4gPiA+ID4gPiBoYXJkd2FyZQ0KPiA+ID4gPiA+ID4gc2hhcmUg bWVzc2FnZXMuIExhc3RseSwgdGhlIGFyY2hpdGVjdHVyZSBvZiBkaWZmZXJlbnQgc3BlY3MNCj4g PiA+ID4gPiA+IGFyZSBub3QNCj4gPiA+ID4gPiA+IHRoZSBzYW1lLA0KPiA+ID4gPiA+ID4gdXNp bmcgc3BlY3MgdHlwZSB0byBzZXBhcmF0ZSB0aGVtLg0KPiA+ID4gPiA+ID4gDQo+ID4gPiA+ID4g DQo+ID4gPiA+ID4gSSBkb24ndCB0aGluayBpdCdzIGEgZ29vZCBpZGVhIHRvIGludHJvZHVjZSB0 aGUgY29tcG9uZW50IEFQSQ0KPiA+ID4gPiA+IGluIHRoZQ0KPiA+ID4gPiA+IG1lZGlhIHN1YnN5 c3RlbS4gSXQgZG9lc24ndCBzZWVtIHRvIGJlIG1haW50YWluZWQsIElSQw0KPiA+ID4gPiA+IHRo ZXJlJ3Mgbm90DQo+ID4gPiA+ID4gZXZlbg0KPiA+ID4gPiA+IGEgbWFpbnRhaW5lciBmb3IgaXQs IGFuZCBpdCBoYXMgc29tZSBpc3N1ZXMgdGhhdCB3ZXJlIG5ldmVyDQo+ID4gPiA+ID4gYWRkcmVz c2VkLg0KPiA+ID4gPiA+IA0KPiA+ID4gPiA+IEl0IHdvdWxkIGJlIHJlYWxseSBpbXBvcnRhbnQg dG8gYXZvaWQgaXQuIElzIGl0IHJlYWxseSBuZWVkZWQNCj4gPiA+ID4gPiBpbiB0aGUNCj4gPiA+ ID4gPiBmaXJzdCBwbGFjZT8NCj4gPiA+ID4gPiANCj4gPiA+ID4gPiBUaGFua3MsDQo+ID4gPiA+ ID4gRXplcXVpZWwNCj4gPiA+ID4gDQo+ID4gPiA+IEZvciB0aGVyZSBhcmUgbWFueSBoYXJkd2Fy ZSBuZWVkIHRvIHVzZSwgbXQ4MTkyIGlzIHRocmVlIGFuZA0KPiA+ID4gPiBtdDgxOTUgaXMNCj4g PiA+ID4gZml2ZS4gTWF5YmUgbmVlZCBtb3JlIHRvIGJlIHVzZWQgaW4gdGhlIGZlYXR1cmUuDQo+ ID4gPiA+IA0KPiA+ID4gPiBFYWNoIGhhcmR3YXJlIGhhcyBpbmRlcGVuZGVudCBjbGsvcG93ZXIv aW9tbXUgcG9ydC9pcnEuDQo+ID4gPiA+IFVzZSBjb21wb25lbnQgaW50ZXJmYWNlIGluIHByb2Ig dG8gZ2V0IGVhY2ggY29tcG9uZW50J3MNCj4gPiA+ID4gaW5mb3JtYXRpb24uDQo+ID4gPiA+IEp1 c3QgZW5hYmxlIHRoZSBoYXJkd2FyZSB3aGVuIG5lZWQgdG8gdXNlIGl0LCB2ZXJ5IGNvbnZlbmll bnQNCj4gPiA+ID4gYW5kDQo+ID4gPiA+IHNpbXBsZS4NCj4gPiA+ID4gDQo+ID4gPiA+IEkgZm91 bmQgdGhhdCB0aGVyZSBhcmUgbWFueSBtb2R1bGVzIHVzZSBjb21wb25lbnQgdG8gbWFuYWdlDQo+ ID4gPiA+IGhhcmR3YXJlDQo+ID4gPiA+IGluZm9ybWF0aW9uLCBzdWNoIGFzIGlvbW11IGFuZCBk cm0gZXRjLg0KPiA+ID4gPiANCj4gPiA+IA0KPiA+ID4gTWFueSBkcml2ZXJzIHN1cHBvcnQgbXVs dGlwbGUgaGFyZHdhcmUgdmFyaWFudHMsIHdoZXJlIGVhY2gNCj4gPiA+IHZhcmlhbnQNCj4gPiA+ IGhhcyBhIGRpZmZlcmVudCBudW1iZXIgb2YgY2xvY2tzIG9yIGludGVycnVwdHMsIHNlZSBmb3Ig aW5zdGFuY2UNCj4gPiA+IHN0cnVjdCBoYW50cm9fdmFyaWFudCB3aGljaCBhbGxvd3MgdG8gZXhw b3NlIGRpZmZlcmVudCBjb2RlYw0KPiA+ID4gY29yZXMsDQo+ID4gPiBzb21lIGhhdmluZyBib3Ro IGRlY29kZXIvZW5jb2RlciwgYW5kIHNvbWUgaGF2aW5nIGp1c3QgYSBkZWNvZGVyLg0KPiA+ID4g DQo+ID4gPiBUaGUgY29tcG9uZW50IEFQSSBpcyBtb3N0bHkgdXNlZCBieSBEUk0gdG8gYWdncmVn YXRlIGluZGVwZW5kZW50DQo+ID4gPiBzdWJkZXZpY2VzIChjYWxsZWQgY29tcG9uZW50cykgaW50 byBhbiBhZ2dyZWdhdGVkIGRyaXZlci4NCj4gPiA+IA0KPiA+ID4gRm9yIGluc3RhbmNlLCBhIERS TSBkcml2ZXIgbmVlZHMgdG8gZ2x1ZSB0b2dldGhlciB0aGUgSERNSSwgTUlQSSwNCj4gPiA+IGFu ZCBwbGFueSBjb250cm9sbGVyLCBvciBhbnkgb3RoZXIgaGFyZHdhcmUgYXJyYW5nZW1lbnQgd2hl cmUNCj4gPiA+IGRldmljZXMgY2FuIGJlIGRlc2NyaWJlZCBpbmRlcGVuZGVudGx5Lg0KPiA+ID4g DQo+ID4gDQo+ID4gVGhlIHVzYWdlIHNjZW5hcmlvIGlzIHZlcnkgc2ltaWxhciB3aXRoIGRybSBh bmQgaW9tbXUsIFNvIGRlY2lkZSB0bw0KPiA+IHVzZQ0KPiA+IGNvbXBvbmVudCBmcmFtZXdvcmsu DQo+ID4gRGVjb2RlIGhhcyB0aHJlZS9maXZlIG9yIG1vcmUgaGFyZHdhcmVzLCB0aGVzZSBoYXJk d2FyZSBhcmUNCj4gPiBpbmRlcGVuZGVudC4NCj4gPiBGb3IgbXQ4MTgzIGp1c3QgbmVlZCBjb3Jl IGhhcmR3YXJlIHRvIGRlY29kZSwgYnV0IG10ODE5MiBoYXMNCj4gPiBsYXQsc29jIGFuZA0KPiA+ IGNvcmUgaGFyZHdhcmUgdG8gZGVjb2RlLiBXaGVuIGxhdCBuZWVkIHRvIHVzZSwganVzdCBlbmFi bGUgbGF0DQo+ID4gaGFyZHdhcmUsDQo+ID4gY29yZSBpcyB0aGUgc2FtZS5BbmQgbXQ4MTk1IHdp bGwgaGFzIHR3byBjb3JlcywgZWFjaCBjb3JlIGNhbiB3b3JrDQo+ID4gd2VsbA0KPiA+IGluZGVw ZW5kZW50Lg0KPiA+IA0KPiA+IEZvciBlYWNoIGNvbXBvbmVudCBkZXZpY2UganVzdCB1c2VkIHRv IG9wZW4gdGhlaXIgcG93ZXIvY2xrL2lvbW11DQo+ID4gcG9ydC9pcnEgd2hlbiBtYXN0ZXIgbmVl ZCB0byBlbmFibGUgaXQuIFRoZSBtYWluIGxvZ2ljIGlzIGluIG1hc3Rlcg0KPiA+IGRldmljZS4N Cj4gPiANCj4gPiA+IFRoZSBjb21wb25lbnQgQVBJIG1heSBsb29rIHNpbXBsZSBidXQgaGFzIHNv bWUgaXNzdWVzLCBpdCdzIG5vdA0KPiA+ID4gZWFzeQ0KPiA+ID4gdG8gZGVidWcsIGFuZCBjYW4g Y2F1c2UgdHJvdWJsZXMgaWYgbm90IHVzZWQgYXMgZXhwZWN0ZWQgWzFdLg0KPiA+ID4gSXQncyB3 b3J0aCBtYWtpbmcgc3VyZSB5b3UgYWN0dWFsbHkgbmVlZCBhIGZyYW1ld29yaw0KPiA+ID4gdG8g Z2x1ZSBkaWZmZXJlbnQgZGV2aWNlcyB0b2dldGhlci4NCj4gPiA+IA0KPiA+IA0KPiA+IEVhY2gg aGFyZHdhcmUgaGFzIGl0cyBpbmRleCwgbWFzdGVyIGNhbiBnZXQgaGFyZHdhcmUgaW5mb3JtYXRp b24NCj4gPiBhY2NvcmRpbmcgdGhlc2UgaW5kZXgsIGxvb2tzIG5vdCBjb21wbGV4LiBXaGF0IGRv IHlvdSBtZWFuIGFib3V0DQo+ID4gbm90DQo+ID4gZWFzeSB0byBkZWJ1Zz8NCj4gPiANCj4gPiA+ ID4gRG8geW91IGhhdmUgYW55IG90aGVyIHN1Z2dlc3Rpb24gZm9yIHRoaXMgYXJjaGl0ZWN0dXJl Pw0KPiA+ID4gPiANCj4gPiA+IA0KPiA+ID4gTG9va2luZyBhdCB0aGUgZGlmZmVyZW50IHBhdGNo c2V0cyB0aGF0IGFyZSBwb3N0ZWQsIGl0J3Mgbm90DQo+ID4gPiBjbGVhcg0KPiA+ID4gdG8gbWUg d2hhdCBleGFjdGx5IGFyZSB0aGUgZGlmZmVyZW50IGFyY2hpdGVjdHVyZXMgdGhhdCB5b3UNCj4g PiA+IGludGVuZA0KPiA+ID4gdG8gc3VwcG9ydCwgY2FuIHlvdSBzb21lIGRvY3VtZW50YXRpb24g d2hpY2ggY2xhcmlmaWVzIHRoYXQ/DQo+ID4gPiANCj4gPiANCj4gPiBIYXZlIGZpdmUgaGFyZHdh cmVzIGxhdCxzb2MsY29yZTAsY29yZTEgYW5kIG1haW4uIExhdCB0aHJlYWQgY2FuDQo+ID4gdXNl IGxhdA0KPiA+IHNvYyBhbmQgbWFpbiwgY29yZSB0aHJlYWQgY2FuIHVzZSBzb2MsbGF0LCBjb3Jl MCBhbmQgY29yZTEuIENvcmUNCj4gPiB0aHJlYWQNCj4gPiBjYW4gYmUgdXNlZCBvciBub3QgZm9y IGRpZmZlcmVudCBwcm9qZWN0Lg0KPiANCj4gQ2FuIHlvdSBleHBsYWluIHdoYXQgYXJlIHRoZXNl IGxhdCxzb2MgYW5kIGNvcmUgdGhyZWFkcyBmb3I/DQo+IA0KWW91IGNhbiByZWdhcmRzIGxhdCxz b2MgYW5kIGNvcmUgYXMgaGFyZHdhcmUsIGVhY2ggaGFyZHdhcmUgY2FuIHdvcmsNCmluZGVwZW5k ZW50LiBMYXQgYW5kIGNvcmUgdGhyZWFkcyB1c2VkIHRvIGNvbnRyb2wgaGFyZHdhcmUgdG8gZGVj b2RlLg0KPiA+IEFsc28gTmVlZCB0byB1c2UgdGhlc2UNCj4gPiBoYXJkd2FyZSBkeW5hbWljIGF0 IHRoZSBzYW1lIHRpbWUuIFNvIEkgdXNlIGNvbXBvbmVudCBmcmFtZXdvcmssDQo+ID4ganVzdA0K PiA+IG5lZWQgdG8ga25vdyB0aGUgdXNlZCAgaGFyZHdhcmUgaW5kZXggYWNjb3JkaW5nIHRvIGRp ZmZlcmVudA0KPiA+IHByb2plY3QuTmVlZCBub3QgdG8gZG8gY29tcGxleCBsb2dpYyB0byBtYW5h Z2UgdGhlc2UgaGFyZHdhcmVzLg0KPiA+IA0KPiANCj4gSSBhbSBub3QgdGhyaWxsZWQgdG8gc2Vl IHRoZSBjb21wb25lbnQgZnJhbWV3b3JrIGludHJvZHVjZWQgdG8gdGhlDQo+IG1lZGlhIHN1YnN5 c3RlbS4gTGlrZSBJIHNhaWQsIGl0IGhhcyBubyBjbGVhciBtYWludGFpbmVyLCBhbmQgaXQncw0K PiBub3QNCj4gZWFzeSB0byB1c2UuDQo+IA0KSG93IGRvIHlvdSB0aGluayBhYm91dCBEZW5pZWwg VmV0dGVyJ3MgbWFpbCA/IEl0IGxvb2tzIHRoYXQgdGhlcmUgYXJlDQptYWludGFpbmVyIGZvciBp dC4NCj4gVGhlIG1lZGlhIHN1YnN5c3RlbSBoYXMgc29tZSBzdXBwb3J0IHdoaWNoIEFGQUlLIGRv ZXMgdGhlIHNhbWUgdGhpbmcsDQo+IHNlZSB2NGwyLWFzeW5jLCB3aGljaCBpcyBtYWludGFpbmVk IGJ5IG1lZGlhIHBlb3BsZS4NCj4gDQpJZiBjb21wb25lbnQgY2FuIGJlIHVzZWQsIEkgcHJlZmVy IHRvIHVzZSBpdC4gQXQgdGhlIG90aGVyIGhhbmQsIEkgd2lsbA0KdHJ5IHRvIHVzZSB0aGVzZSBt ZXRob2QgYXMgY29tcGFyZWQuDQo+IFBsZWFzZSBwdXNoIGEgYnJhbmNoIGJhc2VkIG9uIG1lZGlh L21hc3RlciBjb250YWluaW5nIHRoZXNlIGNoYW5nZXMuDQo+IEkgc2VlIHRoZXJlIGFyZSBvdGhl ciBwYXRjaCBzZXJpZXMgZm9yIHRoaXMgZGV2aWNlLCBidXQgaXQncyBoYXJkIHRvDQo+IHRyYWNr DQo+IHdoaWNoIGdvZXMgZmlyc3QsIGV0Yy4NCj4gDQpJIG5lZWQgdGltZSB0byBwdXNoIGEgYnJh bmNoLCBvciB5b3UgY2FuIGdldCB0aGUgbGF0ZXN0IGtlcm5lbCBhbmQgZ2l0DQphbSB0aGVzZSBw YXRjaGVzLCBtYXliZSBtdWNoIHF1aWNrZXIuDQo+IFRoYW5rcywNCj4gRXplcXVpZWwNCg0KVGhh bmtzLA0KWXVuZmVpIERvbmcNCg== From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-6.0 required=3.0 tests=BAYES_00,DKIMWL_WL_HIGH, DKIM_SIGNED,DKIM_VALID,HEADER_FROM_DIFFERENT_DOMAINS,MAILING_LIST_MULTI, SPF_HELO_NONE,SPF_PASS,UNPARSEABLE_RELAY,URIBL_BLOCKED,USER_AGENT_SANE_2 autolearn=no autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id C133EC4338F for ; Tue, 24 Aug 2021 10:22:16 +0000 (UTC) Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by mail.kernel.org (Postfix) with ESMTPS id 458F761357 for ; Tue, 24 Aug 2021 10:22:16 +0000 (UTC) DMARC-Filter: OpenDMARC Filter v1.4.1 mail.kernel.org 458F761357 Authentication-Results: mail.kernel.org; dmarc=fail (p=none dis=none) header.from=mediatek.com Authentication-Results: mail.kernel.org; spf=none smtp.mailfrom=lists.infradead.org DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20210309; h=Sender: Content-Transfer-Encoding:Content-Type:List-Subscribe:List-Help:List-Post: List-Archive:List-Unsubscribe:List-Id:MIME-Version:References:In-Reply-To: Date:CC:To:From:Subject:Message-ID:Reply-To:Content-ID:Content-Description: Resent-Date:Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID: List-Owner; bh=0dNwJPdXTfkqibXYn6KTu1B1fsy+QgercD737FVpXIY=; b=xvC41+EWCY0c2S 4ZBVC6Ixkcd2WMalAMEsmL3vh5+rRf4umzlf5aTwrrvVJDshfyPc3ILV9pIla0kizloQnyA9p9XZ0 /oQ1PP6bMRTV45YpVm/0p/zadA0pjC7CbHLh4FU8f/dOdvmCkYSjZs5pQbFuypmPc5FHJcxG5q+L2 i++RDMUHXj8+mld5OfaDd9ktD8/On0e6IfuszDYWVDXSQdvChsqmU58pEI4g6T0kkz4zpVw5H1A3d l3q64N3Elb7hj5WBbQ2rDDXCEC/7pZnzApy99wmwm8ME0171W+GmdaZWY2+bejhnEKJhseZo874F/ 8CSsQobRaNCdhLjRIOBA==; Received: from localhost ([::1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.94.2 #2 (Red Hat Linux)) id 1mITZC-002VHh-13; Tue, 24 Aug 2021 10:22:02 +0000 Received: from mailgw02.mediatek.com ([216.200.240.185]) by bombadil.infradead.org with esmtps (Exim 4.94.2 #2 (Red Hat Linux)) id 1mITZ6-002VE4-Gy; Tue, 24 Aug 2021 10:22:00 +0000 X-UUID: eb8b894a3bcf4f3fabcf2ff46ffcb1cc-20210824 DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=mediatek.com; s=dk; h=Content-Transfer-Encoding:MIME-Version:Content-Type:References:In-Reply-To:Date:CC:To:From:Subject:Message-ID; bh=nSqLnW0/e7tRkrLPR2Yjtna5rd1Ta+Kd5fx61UGVvec=; b=j22aTOy9N/JgZTRdCxAtprvv2u0qky1kAHkbTYA5puzPY0xGvETMeyMVXMr4dbvQRLyMojKvG9M52/4JkesCjvZ/Pim+ZpG2CreKO8uhfjXGtcRiA3jsGs76JAJH5tlG/4tgz0Sxjx3kJCK7f+351z5GOq9xPEANQZsHMSrq2Ks=; X-UUID: eb8b894a3bcf4f3fabcf2ff46ffcb1cc-20210824 Received: from mtkcas68.mediatek.inc [(172.29.94.19)] by mailgw02.mediatek.com (envelope-from ) (musrelay.mediatek.com ESMTP with TLSv1.2 ECDHE-RSA-AES256-SHA384 256/256) with ESMTP id 1735018976; Tue, 24 Aug 2021 03:21:51 -0700 Received: from mtkmbs07n1.mediatek.inc (172.21.101.16) by MTKMBS62N2.mediatek.inc (172.29.193.42) with Microsoft SMTP Server (TLS) id 15.0.1497.2; Tue, 24 Aug 2021 03:21:50 -0700 Received: from mtkcas11.mediatek.inc (172.21.101.40) by mtkmbs07n1.mediatek.inc (172.21.101.16) with Microsoft SMTP Server (TLS) id 15.0.1497.2; Tue, 24 Aug 2021 18:21:48 +0800 Received: from mhfsdcap04 (10.17.3.154) by mtkcas11.mediatek.inc (172.21.101.73) with Microsoft SMTP Server id 15.0.1497.2 via Frontend Transport; Tue, 24 Aug 2021 18:21:47 +0800 Message-ID: <6224223ec1ead769f281af54f93bd3142a8e212b.camel@mediatek.com> Subject: Re: [PATCH v5, 00/15] Using component framework to support multi hardware decode From: "yunfei.dong@mediatek.com" To: Ezequiel Garcia CC: Daniel Vetter , dri-devel , Alexandre Courbot , Hans Verkuil , Tzung-Bi Shih , Tiffany Lin , "Andrew-CT Chen" , Mauro Carvalho Chehab , Rob Herring , Matthias Brugger , Tomasz Figa , Hsin-Yi Wang , Fritz Koenig , Irui Wang , linux-media , devicetree , Linux Kernel Mailing List , linux-arm-kernel , srv_heupstream , "moderated list:ARM/Mediatek SoC support" , , George Sun Date: Tue, 24 Aug 2021 18:21:48 +0800 In-Reply-To: References: <20210811025801.21597-1-yunfei.dong@mediatek.com> <1b79a67b703d2c894bc4d9458c760e082fc42958.camel@mediatek.com> <1629446378.18871.27.camel@mhfsdcap03> X-Mailer: Evolution 3.28.5-0ubuntu0.18.04.2 MIME-Version: 1.0 X-MTK: N X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20210824_032156_624223_BE3D06B9 X-CRM114-Status: GOOD ( 60.44 ) X-BeenThere: linux-mediatek@lists.infradead.org X-Mailman-Version: 2.1.34 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Content-Type: text/plain; charset="us-ascii" Content-Transfer-Encoding: 7bit Sender: "Linux-mediatek" Errors-To: linux-mediatek-bounces+linux-mediatek=archiver.kernel.org@lists.infradead.org Hi Ezequiel, Thanks for your suggestion. On Sun, 2021-08-22 at 11:32 -0300, Ezequiel Garcia wrote: > On Fri, 20 Aug 2021 at 04:59, yunfei.dong@mediatek.com > wrote: > > > > Hi Ezequiel, > > > > Thanks for your detail feedback. > > > > On Thu, 2021-08-19 at 11:10 -0300, Ezequiel Garcia wrote: > > > On Thu, 19 Aug 2021 at 04:13, yunfei.dong@mediatek.com > > > wrote: > > > > > > > > Hi Ezequiel, > > > > > > > > Thanks for your suggestion. > > > > > > > > On Wed, 2021-08-18 at 11:11 -0300, Ezequiel Garcia wrote: > > > > > +danvet > > > > > > > > > > Hi, > > > > > > > > > > On Tue, 10 Aug 2021 at 23:58, Yunfei Dong < > > > > > yunfei.dong@mediatek.com> > > > > > wrote: > > > > > > > > > > > > This series adds support for multi hardware decode into > > > > > > mtk-vcodec, > > > > > > by first > > > > > > adding component framework to manage each hardware > > > > > > information: > > > > > > interrupt, > > > > > > clock, register bases and power. Secondly add core thread > > > > > > to deal > > > > > > with core > > > > > > hardware message, at the same time, add msg queue for > > > > > > different > > > > > > hardware > > > > > > share messages. Lastly, the architecture of different specs > > > > > > are not > > > > > > the same, > > > > > > using specs type to separate them. > > > > > > > > > > > > > > > > I don't think it's a good idea to introduce the component API > > > > > in the > > > > > media subsystem. It doesn't seem to be maintained, IRC > > > > > there's not > > > > > even > > > > > a maintainer for it, and it has some issues that were never > > > > > addressed. > > > > > > > > > > It would be really important to avoid it. Is it really needed > > > > > in the > > > > > first place? > > > > > > > > > > Thanks, > > > > > Ezequiel > > > > > > > > For there are many hardware need to use, mt8192 is three and > > > > mt8195 is > > > > five. Maybe need more to be used in the feature. > > > > > > > > Each hardware has independent clk/power/iommu port/irq. > > > > Use component interface in prob to get each component's > > > > information. > > > > Just enable the hardware when need to use it, very convenient > > > > and > > > > simple. > > > > > > > > I found that there are many modules use component to manage > > > > hardware > > > > information, such as iommu and drm etc. > > > > > > > > > > Many drivers support multiple hardware variants, where each > > > variant > > > has a different number of clocks or interrupts, see for instance > > > struct hantro_variant which allows to expose different codec > > > cores, > > > some having both decoder/encoder, and some having just a decoder. > > > > > > The component API is mostly used by DRM to aggregate independent > > > subdevices (called components) into an aggregated driver. > > > > > > For instance, a DRM driver needs to glue together the HDMI, MIPI, > > > and plany controller, or any other hardware arrangement where > > > devices can be described independently. > > > > > > > The usage scenario is very similar with drm and iommu, So decide to > > use > > component framework. > > Decode has three/five or more hardwares, these hardware are > > independent. > > For mt8183 just need core hardware to decode, but mt8192 has > > lat,soc and > > core hardware to decode. When lat need to use, just enable lat > > hardware, > > core is the same.And mt8195 will has two cores, each core can work > > well > > independent. > > > > For each component device just used to open their power/clk/iommu > > port/irq when master need to enable it. The main logic is in master > > device. > > > > > The component API may look simple but has some issues, it's not > > > easy > > > to debug, and can cause troubles if not used as expected [1]. > > > It's worth making sure you actually need a framework > > > to glue different devices together. > > > > > > > Each hardware has its index, master can get hardware information > > according these index, looks not complex. What do you mean about > > not > > easy to debug? > > > > > > Do you have any other suggestion for this architecture? > > > > > > > > > > Looking at the different patchsets that are posted, it's not > > > clear > > > to me what exactly are the different architectures that you > > > intend > > > to support, can you some documentation which clarifies that? > > > > > > > Have five hardwares lat,soc,core0,core1 and main. Lat thread can > > use lat > > soc and main, core thread can use soc,lat, core0 and core1. Core > > thread > > can be used or not for different project. > > Can you explain what are these lat,soc and core threads for? > You can regards lat,soc and core as hardware, each hardware can work independent. Lat and core threads used to control hardware to decode. > > Also Need to use these > > hardware dynamic at the same time. So I use component framework, > > just > > need to know the used hardware index according to different > > project.Need not to do complex logic to manage these hardwares. > > > > I am not thrilled to see the component framework introduced to the > media subsystem. Like I said, it has no clear maintainer, and it's > not > easy to use. > How do you think about Deniel Vetter's mail ? It looks that there are maintainer for it. > The media subsystem has some support which AFAIK does the same thing, > see v4l2-async, which is maintained by media people. > If component can be used, I prefer to use it. At the other hand, I will try to use these method as compared. > Please push a branch based on media/master containing these changes. > I see there are other patch series for this device, but it's hard to > track > which goes first, etc. > I need time to push a branch, or you can get the latest kernel and git am these patches, maybe much quicker. > Thanks, > Ezequiel Thanks, Yunfei Dong _______________________________________________ Linux-mediatek mailing list Linux-mediatek@lists.infradead.org http://lists.infradead.org/mailman/listinfo/linux-mediatek From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-6.0 required=3.0 tests=BAYES_00,DKIMWL_WL_HIGH, DKIM_SIGNED,DKIM_VALID,HEADER_FROM_DIFFERENT_DOMAINS,MAILING_LIST_MULTI, SPF_HELO_NONE,SPF_PASS,UNPARSEABLE_RELAY,URIBL_BLOCKED,USER_AGENT_SANE_2 autolearn=no autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id 1AB1BC4338F for ; Tue, 24 Aug 2021 10:24:59 +0000 (UTC) Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by mail.kernel.org (Postfix) with ESMTPS id B2217610FB for ; Tue, 24 Aug 2021 10:24:58 +0000 (UTC) DMARC-Filter: OpenDMARC Filter v1.4.1 mail.kernel.org B2217610FB Authentication-Results: mail.kernel.org; dmarc=fail (p=none dis=none) header.from=mediatek.com Authentication-Results: mail.kernel.org; spf=none smtp.mailfrom=lists.infradead.org DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20210309; h=Sender: Content-Transfer-Encoding:Content-Type:List-Subscribe:List-Help:List-Post: List-Archive:List-Unsubscribe:List-Id:MIME-Version:References:In-Reply-To: Date:CC:To:From:Subject:Message-ID:Reply-To:Content-ID:Content-Description: Resent-Date:Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID: List-Owner; bh=fugRG2T38+sMtxEwhqINV3SbVzJwJe1M02gVUFaiFc4=; b=H0it0B0inkPvR0 SDdJdkoyU6v2vhSAgcEiyPlZIySswd/H3oLL5Y4p5er/YhiQC5OMshgj+ttTI/C/3oMkfWadnBlkq sYZiR9rpPpvWZNf7Iqz7i27XtbXIg4SLwr2b/I7TGZFL7/Ssyu0l1HA9lyd9YCnc81ifbEpO30zfV lte8BDayhmV+/VThRYQZKA7hzqsG5WMxDkDccMbR5FJl/n1p3FCaG6YVoKYl8q9y3s2v4b9S7t4lR F5vCkrsuCpcMiJqDYU5fBIdvE8LlAkg7jC692GtKnYWZUpAkq21qA29HuK0jfAX62IErmzYoPtab0 1mSzE8N8SqlzBTUBoypg==; Received: from localhost ([::1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.94.2 #2 (Red Hat Linux)) id 1mITZE-002VI2-FU; Tue, 24 Aug 2021 10:22:04 +0000 Received: from mailgw02.mediatek.com ([216.200.240.185]) by bombadil.infradead.org with esmtps (Exim 4.94.2 #2 (Red Hat Linux)) id 1mITZ6-002VE4-Gy; Tue, 24 Aug 2021 10:22:00 +0000 X-UUID: eb8b894a3bcf4f3fabcf2ff46ffcb1cc-20210824 DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=mediatek.com; s=dk; h=Content-Transfer-Encoding:MIME-Version:Content-Type:References:In-Reply-To:Date:CC:To:From:Subject:Message-ID; bh=nSqLnW0/e7tRkrLPR2Yjtna5rd1Ta+Kd5fx61UGVvec=; b=j22aTOy9N/JgZTRdCxAtprvv2u0qky1kAHkbTYA5puzPY0xGvETMeyMVXMr4dbvQRLyMojKvG9M52/4JkesCjvZ/Pim+ZpG2CreKO8uhfjXGtcRiA3jsGs76JAJH5tlG/4tgz0Sxjx3kJCK7f+351z5GOq9xPEANQZsHMSrq2Ks=; X-UUID: eb8b894a3bcf4f3fabcf2ff46ffcb1cc-20210824 Received: from mtkcas68.mediatek.inc [(172.29.94.19)] by mailgw02.mediatek.com (envelope-from ) (musrelay.mediatek.com ESMTP with TLSv1.2 ECDHE-RSA-AES256-SHA384 256/256) with ESMTP id 1735018976; Tue, 24 Aug 2021 03:21:51 -0700 Received: from mtkmbs07n1.mediatek.inc (172.21.101.16) by MTKMBS62N2.mediatek.inc (172.29.193.42) with Microsoft SMTP Server (TLS) id 15.0.1497.2; Tue, 24 Aug 2021 03:21:50 -0700 Received: from mtkcas11.mediatek.inc (172.21.101.40) by mtkmbs07n1.mediatek.inc (172.21.101.16) with Microsoft SMTP Server (TLS) id 15.0.1497.2; Tue, 24 Aug 2021 18:21:48 +0800 Received: from mhfsdcap04 (10.17.3.154) by mtkcas11.mediatek.inc (172.21.101.73) with Microsoft SMTP Server id 15.0.1497.2 via Frontend Transport; Tue, 24 Aug 2021 18:21:47 +0800 Message-ID: <6224223ec1ead769f281af54f93bd3142a8e212b.camel@mediatek.com> Subject: Re: [PATCH v5, 00/15] Using component framework to support multi hardware decode From: "yunfei.dong@mediatek.com" To: Ezequiel Garcia CC: Daniel Vetter , dri-devel , Alexandre Courbot , Hans Verkuil , Tzung-Bi Shih , Tiffany Lin , "Andrew-CT Chen" , Mauro Carvalho Chehab , Rob Herring , Matthias Brugger , Tomasz Figa , Hsin-Yi Wang , Fritz Koenig , Irui Wang , linux-media , devicetree , Linux Kernel Mailing List , linux-arm-kernel , srv_heupstream , "moderated list:ARM/Mediatek SoC support" , , George Sun Date: Tue, 24 Aug 2021 18:21:48 +0800 In-Reply-To: References: <20210811025801.21597-1-yunfei.dong@mediatek.com> <1b79a67b703d2c894bc4d9458c760e082fc42958.camel@mediatek.com> <1629446378.18871.27.camel@mhfsdcap03> X-Mailer: Evolution 3.28.5-0ubuntu0.18.04.2 MIME-Version: 1.0 X-MTK: N X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20210824_032156_624223_BE3D06B9 X-CRM114-Status: GOOD ( 60.44 ) X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.34 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Content-Type: text/plain; charset="us-ascii" Content-Transfer-Encoding: 7bit Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org Hi Ezequiel, Thanks for your suggestion. On Sun, 2021-08-22 at 11:32 -0300, Ezequiel Garcia wrote: > On Fri, 20 Aug 2021 at 04:59, yunfei.dong@mediatek.com > wrote: > > > > Hi Ezequiel, > > > > Thanks for your detail feedback. > > > > On Thu, 2021-08-19 at 11:10 -0300, Ezequiel Garcia wrote: > > > On Thu, 19 Aug 2021 at 04:13, yunfei.dong@mediatek.com > > > wrote: > > > > > > > > Hi Ezequiel, > > > > > > > > Thanks for your suggestion. > > > > > > > > On Wed, 2021-08-18 at 11:11 -0300, Ezequiel Garcia wrote: > > > > > +danvet > > > > > > > > > > Hi, > > > > > > > > > > On Tue, 10 Aug 2021 at 23:58, Yunfei Dong < > > > > > yunfei.dong@mediatek.com> > > > > > wrote: > > > > > > > > > > > > This series adds support for multi hardware decode into > > > > > > mtk-vcodec, > > > > > > by first > > > > > > adding component framework to manage each hardware > > > > > > information: > > > > > > interrupt, > > > > > > clock, register bases and power. Secondly add core thread > > > > > > to deal > > > > > > with core > > > > > > hardware message, at the same time, add msg queue for > > > > > > different > > > > > > hardware > > > > > > share messages. Lastly, the architecture of different specs > > > > > > are not > > > > > > the same, > > > > > > using specs type to separate them. > > > > > > > > > > > > > > > > I don't think it's a good idea to introduce the component API > > > > > in the > > > > > media subsystem. It doesn't seem to be maintained, IRC > > > > > there's not > > > > > even > > > > > a maintainer for it, and it has some issues that were never > > > > > addressed. > > > > > > > > > > It would be really important to avoid it. Is it really needed > > > > > in the > > > > > first place? > > > > > > > > > > Thanks, > > > > > Ezequiel > > > > > > > > For there are many hardware need to use, mt8192 is three and > > > > mt8195 is > > > > five. Maybe need more to be used in the feature. > > > > > > > > Each hardware has independent clk/power/iommu port/irq. > > > > Use component interface in prob to get each component's > > > > information. > > > > Just enable the hardware when need to use it, very convenient > > > > and > > > > simple. > > > > > > > > I found that there are many modules use component to manage > > > > hardware > > > > information, such as iommu and drm etc. > > > > > > > > > > Many drivers support multiple hardware variants, where each > > > variant > > > has a different number of clocks or interrupts, see for instance > > > struct hantro_variant which allows to expose different codec > > > cores, > > > some having both decoder/encoder, and some having just a decoder. > > > > > > The component API is mostly used by DRM to aggregate independent > > > subdevices (called components) into an aggregated driver. > > > > > > For instance, a DRM driver needs to glue together the HDMI, MIPI, > > > and plany controller, or any other hardware arrangement where > > > devices can be described independently. > > > > > > > The usage scenario is very similar with drm and iommu, So decide to > > use > > component framework. > > Decode has three/five or more hardwares, these hardware are > > independent. > > For mt8183 just need core hardware to decode, but mt8192 has > > lat,soc and > > core hardware to decode. When lat need to use, just enable lat > > hardware, > > core is the same.And mt8195 will has two cores, each core can work > > well > > independent. > > > > For each component device just used to open their power/clk/iommu > > port/irq when master need to enable it. The main logic is in master > > device. > > > > > The component API may look simple but has some issues, it's not > > > easy > > > to debug, and can cause troubles if not used as expected [1]. > > > It's worth making sure you actually need a framework > > > to glue different devices together. > > > > > > > Each hardware has its index, master can get hardware information > > according these index, looks not complex. What do you mean about > > not > > easy to debug? > > > > > > Do you have any other suggestion for this architecture? > > > > > > > > > > Looking at the different patchsets that are posted, it's not > > > clear > > > to me what exactly are the different architectures that you > > > intend > > > to support, can you some documentation which clarifies that? > > > > > > > Have five hardwares lat,soc,core0,core1 and main. Lat thread can > > use lat > > soc and main, core thread can use soc,lat, core0 and core1. Core > > thread > > can be used or not for different project. > > Can you explain what are these lat,soc and core threads for? > You can regards lat,soc and core as hardware, each hardware can work independent. Lat and core threads used to control hardware to decode. > > Also Need to use these > > hardware dynamic at the same time. So I use component framework, > > just > > need to know the used hardware index according to different > > project.Need not to do complex logic to manage these hardwares. > > > > I am not thrilled to see the component framework introduced to the > media subsystem. Like I said, it has no clear maintainer, and it's > not > easy to use. > How do you think about Deniel Vetter's mail ? It looks that there are maintainer for it. > The media subsystem has some support which AFAIK does the same thing, > see v4l2-async, which is maintained by media people. > If component can be used, I prefer to use it. At the other hand, I will try to use these method as compared. > Please push a branch based on media/master containing these changes. > I see there are other patch series for this device, but it's hard to > track > which goes first, etc. > I need time to push a branch, or you can get the latest kernel and git am these patches, maybe much quicker. > Thanks, > Ezequiel Thanks, Yunfei Dong _______________________________________________ linux-arm-kernel mailing list linux-arm-kernel@lists.infradead.org http://lists.infradead.org/mailman/listinfo/linux-arm-kernel