From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from eggs.gnu.org ([2001:4830:134:3::10]:34624) by lists.gnu.org with esmtp (Exim 4.71) (envelope-from ) id 1cgVkg-0004VI-2e for qemu-devel@nongnu.org; Wed, 22 Feb 2017 07:10:34 -0500 Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71) (envelope-from ) id 1cgVkf-0002Tx-41 for qemu-devel@nongnu.org; Wed, 22 Feb 2017 07:10:34 -0500 References: <1487313115-9510-1-git-send-email-vijay.kilari@gmail.com> <1487313115-9510-3-git-send-email-vijay.kilari@gmail.com> From: Marc Zyngier Message-ID: <62ac5c71-9a6f-44f4-3a39-34644691e477@arm.com> Date: Wed, 22 Feb 2017 12:10:23 +0000 MIME-Version: 1.0 In-Reply-To: Content-Type: text/plain; charset=utf-8 Content-Transfer-Encoding: 7bit Subject: Re: [Qemu-devel] [PATCH v8 2/5] hw/intc/arm_gicv3_kvm: Add ICC_SRE_EL1 register to vmstate List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , To: Peter Maydell , Vijay Kilari Cc: Christoffer Dall , qemu-arm , Eric Auger , Pavel Fedin , QEMU Developers , Vijaya Kumar K On 22/02/17 12:05, Peter Maydell wrote: > On 22 February 2017 at 11:56, Vijay Kilari wrote: >> On Mon, Feb 20, 2017 at 3:21 PM, Peter Maydell wrote: >>> My expectation was that the KVM GICv3 emulation would >>> make these bits RAO/WI like the TCG implementation. >>> Is there maybe a bug in the kernel side where it >>> doesn't implement bypass but has made these bits be >>> RAZ/WI rather than RAO/WI ? >> >> Do you have any inputs on this? > > I talked to Marc Z who agreed this is a KVM bug -- the kernel > should have these bits be RAO/WI like TCG. I think Marc > was going to write a patch... I'll post that in a minute. Thanks, M. -- Jazz is not dead. It just smells funny...