From mboxrd@z Thu Jan  1 00:00:00 1970
From: Michal Simek <michal.simek@xilinx.com>
Date: Wed, 18 Jul 2018 15:22:09 +0200
Subject: [U-Boot] [RFC PATCH 4/4] arm: zynq: spl: implement FPGA load
 from FIT
In-Reply-To: <20180718074141.16539-5-luaraneda@gmail.com>
References: <20180718074141.16539-1-luaraneda@gmail.com>
 <20180718074141.16539-5-luaraneda@gmail.com>
Message-ID: <7829067e-3316-8db0-6431-b5d1430f3bda@xilinx.com>
List-Id: <u-boot.lists.denx.de>
MIME-Version: 1.0
Content-Type: text/plain; charset="us-ascii"
Content-Transfer-Encoding: 7bit
To: u-boot@lists.denx.de

On 18.7.2018 09:41, Luis Araneda wrote:
> Implement FPGA bitstream loading from SPL. The bitstream
> is loaded from a FIT image into dynamically allocated memory
> before programming the FPGA.
> 
> Signed-off-by: Luis Araneda <luaraneda@gmail.com>
> ---
>  arch/arm/mach-zynq/spl.c | 39 +++++++++++++++++++++++++++++++++++++++
>  1 file changed, 39 insertions(+)
> 
> diff --git a/arch/arm/mach-zynq/spl.c b/arch/arm/mach-zynq/spl.c
> index 9b7c0be951..42907afa94 100644
> --- a/arch/arm/mach-zynq/spl.c
> +++ b/arch/arm/mach-zynq/spl.c
> @@ -4,6 +4,8 @@
>   */
>  #include <common.h>
>  #include <debug_uart.h>
> +#include <fpga.h>
> +#include <memalign.h>
>  #include <spl.h>
>  
>  #include <asm/io.h>
> @@ -93,3 +95,40 @@ int board_fit_config_name_match(const char *name)
>  	return 0;
>  }
>  #endif
> +
> +#ifdef CONFIG_SPL_FPGA_SUPPORT
> +int spl_load_fpga_image(struct spl_load_info *info, size_t length,
> +			int nr_sectors, int sector_offset)
> +{
> +	char *data_buf;
> +	int ret;
> +
> +	data_buf = malloc_cache_aligned(nr_sectors);
> +	if (!data_buf) {
> +		debug("%s: Cannot reserve memory\n", __func__);
> +		return -ENOMEM;
> +	}
> +
> +	if (info->read(info, sector_offset, nr_sectors,
> +		       data_buf) != nr_sectors) {
> +		debug("%s: Cannot read the FPGA image\n", __func__);
> +		free(data_buf);
> +		return -EIO;
> +	}
> +
> +	memmove(data_buf, data_buf + (nr_sectors - length), length);
> +
> +	debug("%s: FPGA image loaded to 0x%p (%zu bytes)\n",
> +	      __func__, data_buf, length);
> +
> +	ret = fpga_load(0, data_buf, length, BIT_FULL);
> +	if (ret) {
> +		debug("%s: Cannot load the image to the FPGA\n", __func__);
> +		free(data_buf);
> +		return ret;
> +	}
> +
> +	free(data_buf);
> +	return 0;
> +}
> +#endif
> 

I was playing  with this a little bit. There is no reason to allocate
any space in malloc area because its/fit should already contain load
address which you should use instead.

Thanks,
Michal