From mboxrd@z Thu Jan 1 00:00:00 1970 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: base64 Subject: [2/2] dmaengine: sprd: Add Spreadtrum DMA configuration From: Baolin Wang Message-Id: <795030fce89ec55d015602fbf4594838a22a9094.1525420581.git.baolin.wang@linaro.org> Date: Fri, 4 May 2018 16:01:37 +0800 To: dan.j.williams@intel.com, vinod.koul@intel.com Cc: eric.long@spreadtrum.com, broonie@kernel.org, baolin.wang@linaro.org, dmaengine@vger.kernel.org, linux-kernel@vger.kernel.org List-ID: RnJvbTogRXJpYyBMb25nIDxlcmljLmxvbmdAc3ByZWFkdHJ1bS5jb20+CgpUaGlzIHBhdGNoIGFk ZHMgdGhlICdkZXZpY2VfY29uZmlnJyBhbmQgJ2RldmljZV9wcmVwX3NsYXZlX3NnJyBpbnRlcmZh Y2VzCmZvciB1c2VycyB0byBjb25maWd1cmUgRE1BLCBhcyB3ZWxsIGFzIGFkZGluZyBvbmUgJ3N0 cnVjdCBzcHJkX2RtYV9jb25maWcnCnN0cnVjdHVyZSB0byBzYXZlIFNwcmVhZHRydW0gRE1BIGNv bmZpZ3VyYXRpb24gZm9yIGVhY2ggRE1BIGNoYW5uZWwuCgpTaWduZWQtb2ZmLWJ5OiBFcmljIExv bmcgPGVyaWMubG9uZ0BzcHJlYWR0cnVtLmNvbT4KU2lnbmVkLW9mZi1ieTogQmFvbGluIFdhbmcg PGJhb2xpbi53YW5nQGxpbmFyby5vcmc+Ci0tLQogZHJpdmVycy9kbWEvc3ByZC1kbWEuYyAgICAg ICB8ICAyMTUgKysrKysrKysrKysrKysrKysrKysrKysrKysrKysrKysrKysrKysrKysrCiBpbmNs dWRlL2xpbnV4L2RtYS9zcHJkLWRtYS5oIHwgICAgNCArCiAyIGZpbGVzIGNoYW5nZWQsIDIxOSBp bnNlcnRpb25zKCspCgpkaWZmIC0tZ2l0IGEvZHJpdmVycy9kbWEvc3ByZC1kbWEuYyBiL2RyaXZl cnMvZG1hL3NwcmQtZG1hLmMKaW5kZXggYTdhODlmZC4uZDdjN2ZmYSAxMDA2NDQKLS0tIGEvZHJp dmVycy9kbWEvc3ByZC1kbWEuYworKysgYi9kcml2ZXJzL2RtYS9zcHJkLWRtYS5jCkBAIC0xMDAs NiArMTAwLDggQEAKICNkZWZpbmUgU1BSRF9ETUFfREVTX0RBVEFXSURUSF9PRkZTRVQJMjgKICNk ZWZpbmUgU1BSRF9ETUFfU1dUX01PREVfT0ZGU0VUCTI2CiAjZGVmaW5lIFNQUkRfRE1BX1JFUV9N T0RFX09GRlNFVAkyNAorI2RlZmluZSBTUFJEX0RNQV9XUkFQX1NFTF9PRkZTRVQJMjMKKyNkZWZp bmUgU1BSRF9ETUFfV1JBUF9FTl9PRkZTRVQJCTIyCiAjZGVmaW5lIFNQUkRfRE1BX1JFUV9NT0RF X01BU0sJCUdFTk1BU0soMSwgMCkKICNkZWZpbmUgU1BSRF9ETUFfRklYX1NFTF9PRkZTRVQJCTIx CiAjZGVmaW5lIFNQUkRfRE1BX0ZJWF9FTl9PRkZTRVQJCTIwCkBAIC0xNTQsNiArMTU2LDM1IEBA IHN0cnVjdCBzcHJkX2RtYV9jaG5faHcgewogCXUzMiBkZXNfYmxrX3N0ZXA7CiB9OwogCisvKgor ICogc3RydWN0IHNwcmRfZG1hX2NvbmZpZyAtIERNQSBjb25maWd1cmF0aW9uIHN0cnVjdHVyZQor ICogQGNmZzogZG1hIHNsYXZlIGNoYW5uZWwgcnVudGltZSBjb25maWcKKyAqIEBzcmNfYWRkcjog dGhlIHNvdXJjZSBwaHlzaWNhbCBhZGRyZXNzCisgKiBAZHN0X2FkZHI6IHRoZSBkZXN0aW5hdGlv biBwaHlzaWNhbCBhZGRyZXNzCisgKiBAYmxvY2tfbGVuOiBzcGVjaWZ5IG9uZSBibG9jayB0cmFu c2ZlciBsZW5ndGgKKyAqIEB0cmFuc2NhdGlvbl9sZW46IHNwZWNpZnkgb25lIHRyYW5zY2F0aW9u IHRyYW5zZmVyIGxlbmd0aAorICogQHNyY19zdGVwOiBzb3VyY2UgdHJhbnNmZXIgc3RlcAorICog QGRzdF9zdGVwOiBkZXN0aW5hdGlvbiB0cmFuc2ZlciBzdGVwCisgKiBAd3JhcF9wdHI6IHdyYXAg cG9pbnRlciBhZGRyZXNzLCBvbmNlIHRoZSB0cmFuc2ZlciBhZGRyZXNzIHJlYWNoZXMgdGhlCisg KiAnd3JhcF9wdHInLCB0aGUgbmV4dCB0cmFuc2ZlciBhZGRyZXNzIHdpbGwganVtcCB0byB0aGUg J3dyYXBfdG8nIGFkZHJlc3MuCisgKiBAd3JhcF90bzogd3JhcCBqdW1wIHRvIGFkZHJlc3MKKyAq IEByZXFfbW9kZTogc3BlY2lmeSB0aGUgRE1BIHJlcXVlc3QgbW9kZQorICogQGludF9tb2RlOiBz cGVjaWZ5IHRoZSBETUEgaW50ZXJydXB0IHR5cGUKKyAqLworc3RydWN0IHNwcmRfZG1hX2NvbmZp ZyB7CisJc3RydWN0IGRtYV9zbGF2ZV9jb25maWcgY2ZnOworCXBoeXNfYWRkcl90IHNyY19hZGRy OworCXBoeXNfYWRkcl90IGRzdF9hZGRyOworCXUzMiBibG9ja19sZW47CisJdTMyIHRyYW5zY2F0 aW9uX2xlbjsKKwl1MzIgc3JjX3N0ZXA7CisJdTMyIGRzdF9zdGVwOworCXBoeXNfYWRkcl90IHdy YXBfcHRyOworCXBoeXNfYWRkcl90IHdyYXBfdG87CisJZW51bSBzcHJkX2RtYV9yZXFfbW9kZSBy ZXFfbW9kZTsKKwllbnVtIHNwcmRfZG1hX2ludF90eXBlIGludF9tb2RlOworfTsKKwogLyogZG1h IHJlcXVlc3QgZGVzY3JpcHRpb24gKi8KIHN0cnVjdCBzcHJkX2RtYV9kZXNjIHsKIAlzdHJ1Y3Qg dmlydF9kbWFfZGVzYwl2ZDsKQEAgLTE2NCw2ICsxOTUsNyBAQCBzdHJ1Y3Qgc3ByZF9kbWFfZGVz YyB7CiBzdHJ1Y3Qgc3ByZF9kbWFfY2huIHsKIAlzdHJ1Y3QgdmlydF9kbWFfY2hhbgl2YzsKIAl2 b2lkIF9faW9tZW0JCSpjaG5fYmFzZTsKKwlzdHJ1Y3Qgc3ByZF9kbWFfY29uZmlnCXNsYXZlX2Nm ZzsKIAl1MzIJCQljaG5fbnVtOwogCXUzMgkJCWRldl9pZDsKIAlzdHJ1Y3Qgc3ByZF9kbWFfZGVz YwkqY3VyX2Rlc2M7CkBAIC01NTIsNiArNTg0LDEyMSBAQCBzdGF0aWMgdm9pZCBzcHJkX2RtYV9p c3N1ZV9wZW5kaW5nKHN0cnVjdCBkbWFfY2hhbiAqY2hhbikKIAlzcGluX3VubG9ja19pcnFyZXN0 b3JlKCZzY2hhbi0+dmMubG9jaywgZmxhZ3MpOwogfQogCitzdGF0aWMgZW51bSBzcHJkX2RtYV9k YXRhd2lkdGgKK3NwcmRfZG1hX2dldF9kYXRhd2lkdGgoZW51bSBkbWFfc2xhdmVfYnVzd2lkdGgg YnVzd2lkdGgpCit7CisJc3dpdGNoIChidXN3aWR0aCkgeworCWNhc2UgRE1BX1NMQVZFX0JVU1dJ RFRIXzFfQllURToKKwkJcmV0dXJuIFNQUkRfRE1BX0RBVEFXSURUSF8xX0JZVEU7CisKKwljYXNl IERNQV9TTEFWRV9CVVNXSURUSF8yX0JZVEVTOgorCQlyZXR1cm4gU1BSRF9ETUFfREFUQVdJRFRI XzJfQllURVM7CisKKwljYXNlIERNQV9TTEFWRV9CVVNXSURUSF80X0JZVEVTOgorCQlyZXR1cm4g U1BSRF9ETUFfREFUQVdJRFRIXzRfQllURVM7CisKKwljYXNlIERNQV9TTEFWRV9CVVNXSURUSF84 X0JZVEVTOgorCQlyZXR1cm4gU1BSRF9ETUFfREFUQVdJRFRIXzhfQllURVM7CisKKwlkZWZhdWx0 OgorCQlyZXR1cm4gU1BSRF9ETUFfREFUQVdJRFRIXzRfQllURVM7CisJfQorfQorCitzdGF0aWMg dTMyIHNwcmRfZG1hX2dldF9zdGVwKGVudW0gc3ByZF9kbWFfZGF0YXdpZHRoIGRhdGF3aWR0aCkK K3sKKwlzd2l0Y2ggKGRhdGF3aWR0aCkgeworCWNhc2UgU1BSRF9ETUFfREFUQVdJRFRIXzFfQllU RToKKwkJcmV0dXJuIFNQUkRfRE1BX0JZVEVfU1RFUDsKKworCWNhc2UgU1BSRF9ETUFfREFUQVdJ RFRIXzJfQllURVM6CisJCXJldHVybiBTUFJEX0RNQV9TSE9SVF9TVEVQOworCisJY2FzZSBTUFJE X0RNQV9EQVRBV0lEVEhfNF9CWVRFUzoKKwkJcmV0dXJuIFNQUkRfRE1BX1dPUkRfU1RFUDsKKwor CWNhc2UgU1BSRF9ETUFfREFUQVdJRFRIXzhfQllURVM6CisJCXJldHVybiBTUFJEX0RNQV9EV09S RF9TVEVQOworCisJZGVmYXVsdDoKKwkJcmV0dXJuIFNQUkRfRE1BX0RXT1JEX1NURVA7CisJfQor fQorCitzdGF0aWMgaW50IHNwcmRfZG1hX2NvbmZpZyhzdHJ1Y3QgZG1hX2NoYW4gKmNoYW4sIHN0 cnVjdCBzcHJkX2RtYV9kZXNjICpzZGVzYywKKwkJCSAgIHN0cnVjdCBzcHJkX2RtYV9jb25maWcg KnNsYXZlX2NmZykKK3sKKwlzdHJ1Y3Qgc3ByZF9kbWFfZGV2ICpzZGV2ID0gdG9fc3ByZF9kbWFf ZGV2KGNoYW4pOworCXN0cnVjdCBzcHJkX2RtYV9jaG4gKnNjaGFuID0gdG9fc3ByZF9kbWFfY2hh bihjaGFuKTsKKwlzdHJ1Y3Qgc3ByZF9kbWFfY2huX2h3ICpodyA9ICZzZGVzYy0+Y2huX2h3Owor CXUzMiBmaXhfbW9kZSA9IDAsIGZpeF9lbiA9IDAsIHdyYXBfZW4gPSAwLCB3cmFwX21vZGUgPSAw OworCXUzMiBzcmNfZGF0YXdpZHRoLCBkc3RfZGF0YXdpZHRoOworCisJaWYgKHNsYXZlX2NmZy0+ Y2ZnLnNsYXZlX2lkKQorCQlzY2hhbi0+ZGV2X2lkID0gc2xhdmVfY2ZnLT5jZmcuc2xhdmVfaWQ7 CisKKwlody0+Y2ZnID0gU1BSRF9ETUFfRE9OT1RfV0FJVF9CRE9ORSA8PCBTUFJEX0RNQV9XQUlU X0JET05FX09GRlNFVDsKKwlody0+d3JhcF9wdHIgPSAodTMyKSgoc2xhdmVfY2ZnLT53cmFwX3B0 ciAmIFNQUkRfRE1BX0xPV19BRERSX01BU0spIHwKKwkJKChzbGF2ZV9jZmctPnNyY19hZGRyID4+ IFNQUkRfRE1BX0hJR0hfQUREUl9PRkZTRVQpICYKKwkJIFNQUkRfRE1BX0hJR0hfQUREUl9NQVNL KSk7CisJaHctPndyYXBfdG8gPSAodTMyKSgoc2xhdmVfY2ZnLT53cmFwX3RvICYgU1BSRF9ETUFf TE9XX0FERFJfTUFTSykgfAorCQkoKHNsYXZlX2NmZy0+ZHN0X2FkZHIgPj4gU1BSRF9ETUFfSElH SF9BRERSX09GRlNFVCkgJgorCQkgU1BSRF9ETUFfSElHSF9BRERSX01BU0spKTsKKworCWh3LT5z cmNfYWRkciA9ICh1MzIpKHNsYXZlX2NmZy0+c3JjX2FkZHIgJiBTUFJEX0RNQV9MT1dfQUREUl9N QVNLKTsKKwlody0+ZGVzX2FkZHIgPSAodTMyKShzbGF2ZV9jZmctPmRzdF9hZGRyICYgU1BSRF9E TUFfTE9XX0FERFJfTUFTSyk7CisKKwlpZiAoKHNsYXZlX2NmZy0+c3JjX3N0ZXAgIT0gMCAmJiBz bGF2ZV9jZmctPmRzdF9zdGVwICE9IDApCisJICAgIHx8IChzbGF2ZV9jZmctPnNyY19zdGVwIHwg c2xhdmVfY2ZnLT5kc3Rfc3RlcCkgPT0gMCkgeworCQlmaXhfZW4gPSAwOworCX0gZWxzZSB7CisJ CWZpeF9lbiA9IDE7CisJCWlmIChzbGF2ZV9jZmctPnNyY19zdGVwKQorCQkJZml4X21vZGUgPSAx OworCQllbHNlCisJCQlmaXhfbW9kZSA9IDA7CisJfQorCisJaWYgKHNsYXZlX2NmZy0+d3JhcF9w dHIgJiYgc2xhdmVfY2ZnLT53cmFwX3RvKSB7CisJCXdyYXBfZW4gPSAxOworCQlpZiAoc2xhdmVf Y2ZnLT53cmFwX3RvID09IHNsYXZlX2NmZy0+c3JjX2FkZHIpIHsKKwkJCXdyYXBfbW9kZSA9IDA7 CisJCX0gZWxzZSBpZiAoc2xhdmVfY2ZnLT53cmFwX3RvID09IHNsYXZlX2NmZy0+ZHN0X2FkZHIp IHsKKwkJCXdyYXBfbW9kZSA9IDE7CisJCX0gZWxzZSB7CisJCQlkZXZfZXJyKHNkZXYtPmRtYV9k ZXYuZGV2LCAiaW52YWxpZCB3cmFwIG1vZGVcbiIpOworCQkJcmV0dXJuIC1FSU5WQUw7CisJCX0K Kwl9CisKKwlody0+aW50YyA9IHNsYXZlX2NmZy0+aW50X21vZGUgfCBTUFJEX0RNQV9DRkdfRVJS X0lOVF9FTjsKKworCXNyY19kYXRhd2lkdGggPSBzcHJkX2RtYV9nZXRfZGF0YXdpZHRoKHNsYXZl X2NmZy0+Y2ZnLnNyY19hZGRyX3dpZHRoKTsKKwlkc3RfZGF0YXdpZHRoID0gc3ByZF9kbWFfZ2V0 X2RhdGF3aWR0aChzbGF2ZV9jZmctPmNmZy5kc3RfYWRkcl93aWR0aCk7CisJaHctPmZyZ19sZW4g PSBzcmNfZGF0YXdpZHRoIDw8IFNQUkRfRE1BX1NSQ19EQVRBV0lEVEhfT0ZGU0VUIHwKKwkJZHN0 X2RhdGF3aWR0aCA8PCBTUFJEX0RNQV9ERVNfREFUQVdJRFRIX09GRlNFVCB8CisJCXNsYXZlX2Nm Zy0+cmVxX21vZGUgPDwgU1BSRF9ETUFfUkVRX01PREVfT0ZGU0VUIHwKKwkJd3JhcF9tb2RlIDw8 IFNQUkRfRE1BX1dSQVBfU0VMX09GRlNFVCB8CisJCXdyYXBfZW4gPDwgU1BSRF9ETUFfV1JBUF9F Tl9PRkZTRVQgfAorCQlmaXhfbW9kZSA8PCBTUFJEX0RNQV9GSVhfU0VMX09GRlNFVCB8CisJCWZp eF9lbiA8PCBTUFJEX0RNQV9GSVhfRU5fT0ZGU0VUIHwKKwkJKHNsYXZlX2NmZy0+Y2ZnLnNyY19t YXhidXJzdCAmIFNQUkRfRE1BX0ZSR19MRU5fTUFTSyk7CisKKwlody0+YmxrX2xlbiA9IHNsYXZl X2NmZy0+YmxvY2tfbGVuICYgU1BSRF9ETUFfQkxLX0xFTl9NQVNLOworCisJaHctPnRyc2NfbGVu ID0gc2xhdmVfY2ZnLT50cmFuc2NhdGlvbl9sZW4gJiBTUFJEX0RNQV9UUlNDX0xFTl9NQVNLOwor CisJaHctPnRyc2Zfc3RlcCA9IChzbGF2ZV9jZmctPmRzdF9zdGVwICYgU1BSRF9ETUFfVFJTRl9T VEVQX01BU0spIDw8CisJCQlTUFJEX0RNQV9ERVNUX1RSU0ZfU1RFUF9PRkZTRVQgfAorCQkJKHNs YXZlX2NmZy0+c3JjX3N0ZXAgJiBTUFJEX0RNQV9UUlNGX1NURVBfTUFTSykgPDwKKwkJCVNQUkRf RE1BX1NSQ19UUlNGX1NURVBfT0ZGU0VUOworCisJaHctPmZyZ19zdGVwID0gMDsKKwlody0+c3Jj X2Jsa19zdGVwID0gMDsKKwlody0+ZGVzX2Jsa19zdGVwID0gMDsKKwlyZXR1cm4gMDsKK30KKwog c3RhdGljIHN0cnVjdCBkbWFfYXN5bmNfdHhfZGVzY3JpcHRvciAqCiBzcHJkX2RtYV9wcmVwX2Rt YV9tZW1jcHkoc3RydWN0IGRtYV9jaGFuICpjaGFuLCBkbWFfYWRkcl90IGRlc3QsIGRtYV9hZGRy X3Qgc3JjLAogCQkJIHNpemVfdCBsZW4sIHVuc2lnbmVkIGxvbmcgZmxhZ3MpCkBAIC02MDYsNiAr NzUzLDcyIEBAIHN0YXRpYyB2b2lkIHNwcmRfZG1hX2lzc3VlX3BlbmRpbmcoc3RydWN0IGRtYV9j aGFuICpjaGFuKQogCXJldHVybiB2Y2hhbl90eF9wcmVwKCZzY2hhbi0+dmMsICZzZGVzYy0+dmQs IGZsYWdzKTsKIH0KIAorc3RhdGljIHN0cnVjdCBkbWFfYXN5bmNfdHhfZGVzY3JpcHRvciAqCitz cHJkX2RtYV9wcmVwX3NsYXZlX3NnKHN0cnVjdCBkbWFfY2hhbiAqY2hhbiwgc3RydWN0IHNjYXR0 ZXJsaXN0ICpzZ2wsCisJCSAgICAgICB1bnNpZ25lZCBpbnQgc2dsZW4sIGVudW0gZG1hX3RyYW5z ZmVyX2RpcmVjdGlvbiBkaXIsCisJCSAgICAgICB1bnNpZ25lZCBsb25nIGZsYWdzLCB2b2lkICpj b250ZXh0KQoreworCXN0cnVjdCBzcHJkX2RtYV9jaG4gKnNjaGFuID0gdG9fc3ByZF9kbWFfY2hh bihjaGFuKTsKKwlzdHJ1Y3Qgc3ByZF9kbWFfY29uZmlnICpzbGF2ZV9jZmcgPSAmc2NoYW4tPnNs YXZlX2NmZzsKKwlzdHJ1Y3Qgc3ByZF9kbWFfZGVzYyAqc2Rlc2M7CisJc3RydWN0IHNjYXR0ZXJs aXN0ICpzZzsKKwlpbnQgcmV0LCBpOworCisJLyogVE9ETzogbm93IHdlIG9ubHkgc3VwcG9ydCBv bmUgc2cgZm9yIGVhY2ggRE1BIGNvbmZpZ3VyYXRpb24uICovCisJaWYgKCFpc19zbGF2ZV9kaXJl Y3Rpb24oZGlyKSB8fCBzZ2xlbiA+IDEpCisJCXJldHVybiBOVUxMOworCisJc2Rlc2MgPSBremFs bG9jKHNpemVvZigqc2Rlc2MpLCBHRlBfTk9XQUlUKTsKKwlpZiAoIXNkZXNjKQorCQlyZXR1cm4g TlVMTDsKKworCWZvcl9lYWNoX3NnKHNnbCwgc2csIHNnbGVuLCBpKSB7CisJCWlmIChkaXIgPT0g RE1BX01FTV9UT19ERVYpIHsKKwkJCXNsYXZlX2NmZy0+c3JjX2FkZHIgPSBzZ19kbWFfYWRkcmVz cyhzZyk7CisJCQlzbGF2ZV9jZmctPmRzdF9hZGRyID0gc2xhdmVfY2ZnLT5jZmcuZHN0X2FkZHI7 CisJCQlzbGF2ZV9jZmctPnNyY19zdGVwID0KKwkJCXNwcmRfZG1hX2dldF9zdGVwKHNsYXZlX2Nm Zy0+Y2ZnLnNyY19hZGRyX3dpZHRoKTsKKwkJCXNsYXZlX2NmZy0+ZHN0X3N0ZXAgPSBTUFJEX0RN QV9OT05FX1NURVA7CisJCX0gZWxzZSB7CisJCQlzbGF2ZV9jZmctPnNyY19hZGRyID0gc2xhdmVf Y2ZnLT5jZmcuc3JjX2FkZHI7CisJCQlzbGF2ZV9jZmctPmRzdF9hZGRyID0gc2dfZG1hX2FkZHJl c3Moc2cpOworCQkJc2xhdmVfY2ZnLT5zcmNfc3RlcCA9IFNQUkRfRE1BX05PTkVfU1RFUDsKKwkJ CXNsYXZlX2NmZy0+ZHN0X3N0ZXAgPQorCQkJc3ByZF9kbWFfZ2V0X3N0ZXAoc2xhdmVfY2ZnLT5j ZmcuZHN0X2FkZHJfd2lkdGgpOworCQl9CisKKwkJc2xhdmVfY2ZnLT5ibG9ja19sZW4gPSBzZ19k bWFfbGVuKHNnKTsKKwkJc2xhdmVfY2ZnLT50cmFuc2NhdGlvbl9sZW4gPSBzZ19kbWFfbGVuKHNn KTsKKwl9CisKKwlzbGF2ZV9jZmctPnJlcV9tb2RlID0KKwkJKGZsYWdzID4+IFNQUkRfRE1BX1JF UV9TSElGVCkgJiBTUFJEX0RNQV9SRVFfTU9ERV9NQVNLOworCXNsYXZlX2NmZy0+aW50X21vZGUg PSBmbGFncyAmIFNQUkRfRE1BX0lOVF9NQVNLOworCisJcmV0ID0gc3ByZF9kbWFfY29uZmlnKGNo YW4sIHNkZXNjLCBzbGF2ZV9jZmcpOworCWlmIChyZXQpIHsKKwkJa2ZyZWUoc2Rlc2MpOworCQly ZXR1cm4gTlVMTDsKKwl9CisKKwlyZXR1cm4gdmNoYW5fdHhfcHJlcCgmc2NoYW4tPnZjLCAmc2Rl c2MtPnZkLCBmbGFncyk7Cit9CisKK3N0YXRpYyBpbnQgc3ByZF9kbWFfc2xhdmVfY29uZmlnKHN0 cnVjdCBkbWFfY2hhbiAqY2hhbiwKKwkJCQkgc3RydWN0IGRtYV9zbGF2ZV9jb25maWcgKmNvbmZp ZykKK3sKKwlzdHJ1Y3Qgc3ByZF9kbWFfY2huICpzY2hhbiA9IHRvX3NwcmRfZG1hX2NoYW4oY2hh bik7CisJc3RydWN0IHNwcmRfZG1hX2NvbmZpZyAqc2xhdmVfY2ZnID0gJnNjaGFuLT5zbGF2ZV9j Zmc7CisKKwlpZiAoIWlzX3NsYXZlX2RpcmVjdGlvbihjb25maWctPmRpcmVjdGlvbikpCisJCXJl dHVybiAtRUlOVkFMOworCisJbWVtc2V0KHNsYXZlX2NmZywgMCwgc2l6ZW9mKCpzbGF2ZV9jZmcp KTsKKwltZW1jcHkoJnNsYXZlX2NmZy0+Y2ZnLCBjb25maWcsIHNpemVvZigqY29uZmlnKSk7CisK KwlyZXR1cm4gMDsKK30KKwogc3RhdGljIGludCBzcHJkX2RtYV9wYXVzZShzdHJ1Y3QgZG1hX2No YW4gKmNoYW4pCiB7CiAJc3RydWN0IHNwcmRfZG1hX2NobiAqc2NoYW4gPSB0b19zcHJkX2RtYV9j aGFuKGNoYW4pOwpAQCAtNzMzLDYgKzk0Niw4IEBAIHN0YXRpYyBpbnQgc3ByZF9kbWFfcHJvYmUo c3RydWN0IHBsYXRmb3JtX2RldmljZSAqcGRldikKIAlzZGV2LT5kbWFfZGV2LmRldmljZV90eF9z dGF0dXMgPSBzcHJkX2RtYV90eF9zdGF0dXM7CiAJc2Rldi0+ZG1hX2Rldi5kZXZpY2VfaXNzdWVf cGVuZGluZyA9IHNwcmRfZG1hX2lzc3VlX3BlbmRpbmc7CiAJc2Rldi0+ZG1hX2Rldi5kZXZpY2Vf cHJlcF9kbWFfbWVtY3B5ID0gc3ByZF9kbWFfcHJlcF9kbWFfbWVtY3B5OworCXNkZXYtPmRtYV9k ZXYuZGV2aWNlX3ByZXBfc2xhdmVfc2cgPSBzcHJkX2RtYV9wcmVwX3NsYXZlX3NnOworCXNkZXYt PmRtYV9kZXYuZGV2aWNlX2NvbmZpZyA9IHNwcmRfZG1hX3NsYXZlX2NvbmZpZzsKIAlzZGV2LT5k bWFfZGV2LmRldmljZV9wYXVzZSA9IHNwcmRfZG1hX3BhdXNlOwogCXNkZXYtPmRtYV9kZXYuZGV2 aWNlX3Jlc3VtZSA9IHNwcmRfZG1hX3Jlc3VtZTsKIAlzZGV2LT5kbWFfZGV2LmRldmljZV90ZXJt aW5hdGVfYWxsID0gc3ByZF9kbWFfdGVybWluYXRlX2FsbDsKZGlmZiAtLWdpdCBhL2luY2x1ZGUv bGludXgvZG1hL3NwcmQtZG1hLmggYi9pbmNsdWRlL2xpbnV4L2RtYS9zcHJkLWRtYS5oCmluZGV4 IGM1NDUxNjIuLmIwMTE1ZTMgMTAwNjQ0Ci0tLSBhL2luY2x1ZGUvbGludXgvZG1hL3NwcmQtZG1h LmgKKysrIGIvaW5jbHVkZS9saW51eC9kbWEvc3ByZC1kbWEuaApAQCAtMyw2ICszLDEwIEBACiAj aWZuZGVmIF9TUFJEX0RNQV9IXwogI2RlZmluZSBfU1BSRF9ETUFfSF8KIAorI2RlZmluZSBTUFJE X0RNQV9SRVFfU0hJRlQgMTYKKyNkZWZpbmUgU1BSRF9ETUFfRkxBR1MocmVxX21vZGUsIGludF90 eXBlKSBcCisJKChyZXFfbW9kZSkgPDwgU1BSRF9ETUFfUkVRX1NISUZUIHwgKGludF90eXBlKSkK KwogLyoKICAqIGVudW0gc3ByZF9kbWFfcmVxX21vZGU6IGRlZmluZSB0aGUgRE1BIHJlcXVlc3Qg bW9kZQogICogQFNQUkRfRE1BX0ZSQUdfUkVROiBmcmFnbWVudCByZXF1ZXN0IG1vZGUK From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1751655AbeEDIDI (ORCPT ); Fri, 4 May 2018 04:03:08 -0400 Received: from mail-pf0-f194.google.com ([209.85.192.194]:42132 "EHLO mail-pf0-f194.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1751522AbeEDICp (ORCPT ); Fri, 4 May 2018 04:02:45 -0400 X-Google-Smtp-Source: AB8JxZpG8UIli8Y9LBdbNNAwsVYcw5vEySbQczbY8JdBLyNvb0z5j0BZtzwUGVfydJBhWSB3AttxDw== From: Baolin Wang To: dan.j.williams@intel.com, vinod.koul@intel.com Cc: eric.long@spreadtrum.com, broonie@kernel.org, baolin.wang@linaro.org, dmaengine@vger.kernel.org, linux-kernel@vger.kernel.org Subject: [PATCH 2/2] dmaengine: sprd: Add Spreadtrum DMA configuration Date: Fri, 4 May 2018 16:01:37 +0800 Message-Id: <795030fce89ec55d015602fbf4594838a22a9094.1525420581.git.baolin.wang@linaro.org> X-Mailer: git-send-email 1.7.9.5 In-Reply-To: References: In-Reply-To: References: Sender: linux-kernel-owner@vger.kernel.org List-ID: X-Mailing-List: linux-kernel@vger.kernel.org From: Eric Long This patch adds the 'device_config' and 'device_prep_slave_sg' interfaces for users to configure DMA, as well as adding one 'struct sprd_dma_config' structure to save Spreadtrum DMA configuration for each DMA channel. Signed-off-by: Eric Long Signed-off-by: Baolin Wang --- drivers/dma/sprd-dma.c | 215 ++++++++++++++++++++++++++++++++++++++++++ include/linux/dma/sprd-dma.h | 4 + 2 files changed, 219 insertions(+) diff --git a/drivers/dma/sprd-dma.c b/drivers/dma/sprd-dma.c index a7a89fd..d7c7ffa 100644 --- a/drivers/dma/sprd-dma.c +++ b/drivers/dma/sprd-dma.c @@ -100,6 +100,8 @@ #define SPRD_DMA_DES_DATAWIDTH_OFFSET 28 #define SPRD_DMA_SWT_MODE_OFFSET 26 #define SPRD_DMA_REQ_MODE_OFFSET 24 +#define SPRD_DMA_WRAP_SEL_OFFSET 23 +#define SPRD_DMA_WRAP_EN_OFFSET 22 #define SPRD_DMA_REQ_MODE_MASK GENMASK(1, 0) #define SPRD_DMA_FIX_SEL_OFFSET 21 #define SPRD_DMA_FIX_EN_OFFSET 20 @@ -154,6 +156,35 @@ struct sprd_dma_chn_hw { u32 des_blk_step; }; +/* + * struct sprd_dma_config - DMA configuration structure + * @cfg: dma slave channel runtime config + * @src_addr: the source physical address + * @dst_addr: the destination physical address + * @block_len: specify one block transfer length + * @transcation_len: specify one transcation transfer length + * @src_step: source transfer step + * @dst_step: destination transfer step + * @wrap_ptr: wrap pointer address, once the transfer address reaches the + * 'wrap_ptr', the next transfer address will jump to the 'wrap_to' address. + * @wrap_to: wrap jump to address + * @req_mode: specify the DMA request mode + * @int_mode: specify the DMA interrupt type + */ +struct sprd_dma_config { + struct dma_slave_config cfg; + phys_addr_t src_addr; + phys_addr_t dst_addr; + u32 block_len; + u32 transcation_len; + u32 src_step; + u32 dst_step; + phys_addr_t wrap_ptr; + phys_addr_t wrap_to; + enum sprd_dma_req_mode req_mode; + enum sprd_dma_int_type int_mode; +}; + /* dma request description */ struct sprd_dma_desc { struct virt_dma_desc vd; @@ -164,6 +195,7 @@ struct sprd_dma_desc { struct sprd_dma_chn { struct virt_dma_chan vc; void __iomem *chn_base; + struct sprd_dma_config slave_cfg; u32 chn_num; u32 dev_id; struct sprd_dma_desc *cur_desc; @@ -552,6 +584,121 @@ static void sprd_dma_issue_pending(struct dma_chan *chan) spin_unlock_irqrestore(&schan->vc.lock, flags); } +static enum sprd_dma_datawidth +sprd_dma_get_datawidth(enum dma_slave_buswidth buswidth) +{ + switch (buswidth) { + case DMA_SLAVE_BUSWIDTH_1_BYTE: + return SPRD_DMA_DATAWIDTH_1_BYTE; + + case DMA_SLAVE_BUSWIDTH_2_BYTES: + return SPRD_DMA_DATAWIDTH_2_BYTES; + + case DMA_SLAVE_BUSWIDTH_4_BYTES: + return SPRD_DMA_DATAWIDTH_4_BYTES; + + case DMA_SLAVE_BUSWIDTH_8_BYTES: + return SPRD_DMA_DATAWIDTH_8_BYTES; + + default: + return SPRD_DMA_DATAWIDTH_4_BYTES; + } +} + +static u32 sprd_dma_get_step(enum sprd_dma_datawidth datawidth) +{ + switch (datawidth) { + case SPRD_DMA_DATAWIDTH_1_BYTE: + return SPRD_DMA_BYTE_STEP; + + case SPRD_DMA_DATAWIDTH_2_BYTES: + return SPRD_DMA_SHORT_STEP; + + case SPRD_DMA_DATAWIDTH_4_BYTES: + return SPRD_DMA_WORD_STEP; + + case SPRD_DMA_DATAWIDTH_8_BYTES: + return SPRD_DMA_DWORD_STEP; + + default: + return SPRD_DMA_DWORD_STEP; + } +} + +static int sprd_dma_config(struct dma_chan *chan, struct sprd_dma_desc *sdesc, + struct sprd_dma_config *slave_cfg) +{ + struct sprd_dma_dev *sdev = to_sprd_dma_dev(chan); + struct sprd_dma_chn *schan = to_sprd_dma_chan(chan); + struct sprd_dma_chn_hw *hw = &sdesc->chn_hw; + u32 fix_mode = 0, fix_en = 0, wrap_en = 0, wrap_mode = 0; + u32 src_datawidth, dst_datawidth; + + if (slave_cfg->cfg.slave_id) + schan->dev_id = slave_cfg->cfg.slave_id; + + hw->cfg = SPRD_DMA_DONOT_WAIT_BDONE << SPRD_DMA_WAIT_BDONE_OFFSET; + hw->wrap_ptr = (u32)((slave_cfg->wrap_ptr & SPRD_DMA_LOW_ADDR_MASK) | + ((slave_cfg->src_addr >> SPRD_DMA_HIGH_ADDR_OFFSET) & + SPRD_DMA_HIGH_ADDR_MASK)); + hw->wrap_to = (u32)((slave_cfg->wrap_to & SPRD_DMA_LOW_ADDR_MASK) | + ((slave_cfg->dst_addr >> SPRD_DMA_HIGH_ADDR_OFFSET) & + SPRD_DMA_HIGH_ADDR_MASK)); + + hw->src_addr = (u32)(slave_cfg->src_addr & SPRD_DMA_LOW_ADDR_MASK); + hw->des_addr = (u32)(slave_cfg->dst_addr & SPRD_DMA_LOW_ADDR_MASK); + + if ((slave_cfg->src_step != 0 && slave_cfg->dst_step != 0) + || (slave_cfg->src_step | slave_cfg->dst_step) == 0) { + fix_en = 0; + } else { + fix_en = 1; + if (slave_cfg->src_step) + fix_mode = 1; + else + fix_mode = 0; + } + + if (slave_cfg->wrap_ptr && slave_cfg->wrap_to) { + wrap_en = 1; + if (slave_cfg->wrap_to == slave_cfg->src_addr) { + wrap_mode = 0; + } else if (slave_cfg->wrap_to == slave_cfg->dst_addr) { + wrap_mode = 1; + } else { + dev_err(sdev->dma_dev.dev, "invalid wrap mode\n"); + return -EINVAL; + } + } + + hw->intc = slave_cfg->int_mode | SPRD_DMA_CFG_ERR_INT_EN; + + src_datawidth = sprd_dma_get_datawidth(slave_cfg->cfg.src_addr_width); + dst_datawidth = sprd_dma_get_datawidth(slave_cfg->cfg.dst_addr_width); + hw->frg_len = src_datawidth << SPRD_DMA_SRC_DATAWIDTH_OFFSET | + dst_datawidth << SPRD_DMA_DES_DATAWIDTH_OFFSET | + slave_cfg->req_mode << SPRD_DMA_REQ_MODE_OFFSET | + wrap_mode << SPRD_DMA_WRAP_SEL_OFFSET | + wrap_en << SPRD_DMA_WRAP_EN_OFFSET | + fix_mode << SPRD_DMA_FIX_SEL_OFFSET | + fix_en << SPRD_DMA_FIX_EN_OFFSET | + (slave_cfg->cfg.src_maxburst & SPRD_DMA_FRG_LEN_MASK); + + hw->blk_len = slave_cfg->block_len & SPRD_DMA_BLK_LEN_MASK; + + hw->trsc_len = slave_cfg->transcation_len & SPRD_DMA_TRSC_LEN_MASK; + + hw->trsf_step = (slave_cfg->dst_step & SPRD_DMA_TRSF_STEP_MASK) << + SPRD_DMA_DEST_TRSF_STEP_OFFSET | + (slave_cfg->src_step & SPRD_DMA_TRSF_STEP_MASK) << + SPRD_DMA_SRC_TRSF_STEP_OFFSET; + + hw->frg_step = 0; + hw->src_blk_step = 0; + hw->des_blk_step = 0; + return 0; +} + static struct dma_async_tx_descriptor * sprd_dma_prep_dma_memcpy(struct dma_chan *chan, dma_addr_t dest, dma_addr_t src, size_t len, unsigned long flags) @@ -606,6 +753,72 @@ static void sprd_dma_issue_pending(struct dma_chan *chan) return vchan_tx_prep(&schan->vc, &sdesc->vd, flags); } +static struct dma_async_tx_descriptor * +sprd_dma_prep_slave_sg(struct dma_chan *chan, struct scatterlist *sgl, + unsigned int sglen, enum dma_transfer_direction dir, + unsigned long flags, void *context) +{ + struct sprd_dma_chn *schan = to_sprd_dma_chan(chan); + struct sprd_dma_config *slave_cfg = &schan->slave_cfg; + struct sprd_dma_desc *sdesc; + struct scatterlist *sg; + int ret, i; + + /* TODO: now we only support one sg for each DMA configuration. */ + if (!is_slave_direction(dir) || sglen > 1) + return NULL; + + sdesc = kzalloc(sizeof(*sdesc), GFP_NOWAIT); + if (!sdesc) + return NULL; + + for_each_sg(sgl, sg, sglen, i) { + if (dir == DMA_MEM_TO_DEV) { + slave_cfg->src_addr = sg_dma_address(sg); + slave_cfg->dst_addr = slave_cfg->cfg.dst_addr; + slave_cfg->src_step = + sprd_dma_get_step(slave_cfg->cfg.src_addr_width); + slave_cfg->dst_step = SPRD_DMA_NONE_STEP; + } else { + slave_cfg->src_addr = slave_cfg->cfg.src_addr; + slave_cfg->dst_addr = sg_dma_address(sg); + slave_cfg->src_step = SPRD_DMA_NONE_STEP; + slave_cfg->dst_step = + sprd_dma_get_step(slave_cfg->cfg.dst_addr_width); + } + + slave_cfg->block_len = sg_dma_len(sg); + slave_cfg->transcation_len = sg_dma_len(sg); + } + + slave_cfg->req_mode = + (flags >> SPRD_DMA_REQ_SHIFT) & SPRD_DMA_REQ_MODE_MASK; + slave_cfg->int_mode = flags & SPRD_DMA_INT_MASK; + + ret = sprd_dma_config(chan, sdesc, slave_cfg); + if (ret) { + kfree(sdesc); + return NULL; + } + + return vchan_tx_prep(&schan->vc, &sdesc->vd, flags); +} + +static int sprd_dma_slave_config(struct dma_chan *chan, + struct dma_slave_config *config) +{ + struct sprd_dma_chn *schan = to_sprd_dma_chan(chan); + struct sprd_dma_config *slave_cfg = &schan->slave_cfg; + + if (!is_slave_direction(config->direction)) + return -EINVAL; + + memset(slave_cfg, 0, sizeof(*slave_cfg)); + memcpy(&slave_cfg->cfg, config, sizeof(*config)); + + return 0; +} + static int sprd_dma_pause(struct dma_chan *chan) { struct sprd_dma_chn *schan = to_sprd_dma_chan(chan); @@ -733,6 +946,8 @@ static int sprd_dma_probe(struct platform_device *pdev) sdev->dma_dev.device_tx_status = sprd_dma_tx_status; sdev->dma_dev.device_issue_pending = sprd_dma_issue_pending; sdev->dma_dev.device_prep_dma_memcpy = sprd_dma_prep_dma_memcpy; + sdev->dma_dev.device_prep_slave_sg = sprd_dma_prep_slave_sg; + sdev->dma_dev.device_config = sprd_dma_slave_config; sdev->dma_dev.device_pause = sprd_dma_pause; sdev->dma_dev.device_resume = sprd_dma_resume; sdev->dma_dev.device_terminate_all = sprd_dma_terminate_all; diff --git a/include/linux/dma/sprd-dma.h b/include/linux/dma/sprd-dma.h index c545162..b0115e3 100644 --- a/include/linux/dma/sprd-dma.h +++ b/include/linux/dma/sprd-dma.h @@ -3,6 +3,10 @@ #ifndef _SPRD_DMA_H_ #define _SPRD_DMA_H_ +#define SPRD_DMA_REQ_SHIFT 16 +#define SPRD_DMA_FLAGS(req_mode, int_type) \ + ((req_mode) << SPRD_DMA_REQ_SHIFT | (int_type)) + /* * enum sprd_dma_req_mode: define the DMA request mode * @SPRD_DMA_FRAG_REQ: fragment request mode -- 1.7.9.5