From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-7.1 required=3.0 tests=DKIM_SIGNED,DKIM_VALID, DKIM_VALID_AU,HEADER_FROM_DIFFERENT_DOMAINS,INCLUDES_PATCH,MAILING_LIST_MULTI, SIGNED_OFF_BY,SPF_PASS,URIBL_BLOCKED autolearn=ham autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id CFEC3C43219 for ; Fri, 3 May 2019 09:01:21 +0000 (UTC) Received: from vger.kernel.org (vger.kernel.org [209.132.180.67]) by mail.kernel.org (Postfix) with ESMTP id 87D492075C for ; Fri, 3 May 2019 09:01:21 +0000 (UTC) Authentication-Results: mail.kernel.org; dkim=pass (2048-bit key) header.d=st.com header.i=@st.com header.b="QctHJ7Yx" Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1726865AbfECJBU (ORCPT ); Fri, 3 May 2019 05:01:20 -0400 Received: from mx08-00178001.pphosted.com ([91.207.212.93]:11260 "EHLO mx07-00178001.pphosted.com" rhost-flags-OK-OK-OK-FAIL) by vger.kernel.org with ESMTP id S1725885AbfECJBU (ORCPT ); Fri, 3 May 2019 05:01:20 -0400 Received: from pps.filterd (m0046660.ppops.net [127.0.0.1]) by mx08-00178001.pphosted.com (8.16.0.27/8.16.0.27) with SMTP id x438s4Bo024751; Fri, 3 May 2019 11:01:07 +0200 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=st.com; h=subject : to : cc : references : from : message-id : date : mime-version : in-reply-to : content-type : content-transfer-encoding; s=STMicroelectronics; bh=NJcBfDIXc6aq0TUQaHd3aj5WEWDAnTUBKckNqR/0Asc=; b=QctHJ7Yxj6KjskcUX1gU22VDKHjRXWpUI2QH8biFHaUN1tdXm0NCeKEv2iRTuisjgzzE JPy6ShpzSN2I/DSwqVfaj1QH7A3TOv0UijRJe5ykENgc7GZheX/ZmUJ7aP7jBtSu4eMm p8xT98pwukB9PtxINZbYYBjHMbNtGWpH5LP6Tk7aUbuIcCtyNQdgQjkjJsMujT/awbd6 QJQImbii0ktPw9IANXiKUM8Iq6vZI7ZDFHui4LDax1mGzYR1zbMKze8aqx4eR70VLO+C RwlsNfmcrMfwnKKRa3dzQAKN+CY8YLVKWM4p0gI0OqJAp4uoGZQY3aUhhkgANDJ+rsP0 VA== Received: from beta.dmz-eu.st.com (beta.dmz-eu.st.com [164.129.1.35]) by mx08-00178001.pphosted.com with ESMTP id 2s6xhbnas9-1 (version=TLSv1 cipher=ECDHE-RSA-AES256-SHA bits=256 verify=NOT); Fri, 03 May 2019 11:01:03 +0200 Received: from zeta.dmz-eu.st.com (zeta.dmz-eu.st.com [164.129.230.9]) by beta.dmz-eu.st.com (STMicroelectronics) with ESMTP id 6AAD638; Fri, 3 May 2019 09:01:02 +0000 (GMT) Received: from Webmail-eu.st.com (sfhdag3node2.st.com [10.75.127.8]) by zeta.dmz-eu.st.com (STMicroelectronics) with ESMTP id 1C721159E; Fri, 3 May 2019 09:01:02 +0000 (GMT) Received: from [10.48.0.204] (10.75.127.49) by SFHDAG3NODE2.st.com (10.75.127.8) with Microsoft SMTP Server (TLS) id 15.0.1347.2; Fri, 3 May 2019 11:01:01 +0200 Subject: Re: [PATCH 3/3] ARM: dts: Add Avenger96 devicetree support based on STM32MP157A To: Manivannan Sadhasivam , , CC: , , , , References: <20190503053123.6828-1-manivannan.sadhasivam@linaro.org> <20190503053123.6828-4-manivannan.sadhasivam@linaro.org> From: Alexandre Torgue Message-ID: <7e693155-d1d4-b12d-74fd-0236d9d52257@st.com> Date: Fri, 3 May 2019 11:01:00 +0200 User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:60.0) Gecko/20100101 Thunderbird/60.6.1 MIME-Version: 1.0 In-Reply-To: <20190503053123.6828-4-manivannan.sadhasivam@linaro.org> Content-Type: text/plain; charset="utf-8"; format=flowed Content-Language: en-US Content-Transfer-Encoding: 8bit X-Originating-IP: [10.75.127.49] X-ClientProxiedBy: SFHDAG2NODE3.st.com (10.75.127.6) To SFHDAG3NODE2.st.com (10.75.127.8) X-Proofpoint-Virus-Version: vendor=fsecure engine=2.50.10434:,, definitions=2019-05-03_03:,, signatures=0 Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Hi Mani On 5/3/19 7:31 AM, Manivannan Sadhasivam wrote: > Add devicetree support for Avenger96 board based on STM32MP157A MPU > from ST Micro. This board is one of the 96Boards Consumer Edition board > from Arrow Electronics and has the following features: > > SoC: STM32MP157AAC > PMIC: STPMIC1A > RAM: 1024 Mbyte @ 533MHz > Storage: eMMC v4.51: 8 Gbyte > microSD Socket: UHS-1 v3.01 > Ethernet Port: 10/100/1000 Mbit/s, IEEE 802.3 Compliant > Wireless: WiFi 5 GHz & 2.4GHz IEEE 802.11a/b/g/n/ac > Bluetooth®v4.2 (BR/EDR/BLE) > USB: 2x Type A (USB 2.0) Host and 1x Micro B (USB 2.0) OTG > Display: HDMI: WXGA (1366x768)@ 60 fps, HDMI 1.4 > LED: 4x User LED, 1x WiFi LED, 1x BT LED > > More information about this board can be found in 96Boards website: > https://www.96boards.org/product/avenger96/ > > Signed-off-by: Manivannan Sadhasivam > --- > arch/arm/boot/dts/Makefile | 1 + > arch/arm/boot/dts/stm32mp157a-avenger96.dts | 320 ++++++++++++++++++++ > 2 files changed, 321 insertions(+) > create mode 100644 arch/arm/boot/dts/stm32mp157a-avenger96.dts > > diff --git a/arch/arm/boot/dts/Makefile b/arch/arm/boot/dts/Makefile > index 8a1d0b3f55dd..f1d2f0bfa7c2 100644 > --- a/arch/arm/boot/dts/Makefile > +++ b/arch/arm/boot/dts/Makefile > @@ -965,6 +965,7 @@ dtb-$(CONFIG_ARCH_STM32) += \ > stm32h743i-eval.dtb \ > stm32h743i-disco.dtb \ > stm32mp157a-dk1.dtb \ > + stm32mp157a-avenger96.dtb \ follow alphabetic order please. > stm32mp157c-dk2.dtb \ > stm32mp157c-ed1.dtb \ > stm32mp157c-ev1.dtb > diff --git a/arch/arm/boot/dts/stm32mp157a-avenger96.dts b/arch/arm/boot/dts/stm32mp157a-avenger96.dts > new file mode 100644 > index 000000000000..a3b8af82ac70 > --- /dev/null > +++ b/arch/arm/boot/dts/stm32mp157a-avenger96.dts > @@ -0,0 +1,320 @@ > +// SPDX-License-Identifier: (GPL-2.0 OR BSD-3-Clause) > +/* > + * Copyright (C) Linaro Ltd 2019 - All Rights Reserved > + * Author: Manivannan Sadhasivam > + */ > + > +/dts-v1/; > + > +#include "stm32mp157c.dtsi" > +#include "stm32mp157-pinctrl.dtsi" > +#include > +#include > + > +/ { > + model = "Arrow Electronics STM32MP157A Avenger96 board"; > + compatible = "arrow,stm32mp157a-avenger96", "st,stm32mp157"; > + > + aliases { > + ethernet0 = ðernet0; > + mmc0 = &sdmmc1; > + serial0 = &uart4; > + serial1 = &uart7; > + }; > + > + chosen { > + stdout-path = "serial0:115200n8"; > + }; > + > + memory@c0000000 { > + reg = <0xc0000000 0x40000000>; you could add device_type = "memory"; > + }; > + > + led { > + compatible = "gpio-leds"; > + led1 { > + label = "green:user1"; > + gpios = <&gpioz 7 GPIO_ACTIVE_HIGH>; > + linux,default-trigger = "heartbeat"; > + default-state = "off"; > + }; > + > + led2 { > + label = "green:user2"; > + gpios = <&gpiof 3 GPIO_ACTIVE_HIGH>; > + linux,default-trigger = "mmc0"; > + default-state = "off"; > + }; > + > + led3 { > + label = "green:user3"; > + gpios = <&gpiog 0 GPIO_ACTIVE_HIGH>; > + linux,default-trigger = "mmc1"; > + default-state = "off"; > + }; > + > + led4 { > + label = "green:user3"; > + gpios = <&gpiog 1 GPIO_ACTIVE_HIGH>; > + linux,default-trigger = "none"; > + default-state = "off"; > + panic-indicator; > + }; > + > + led5 { > + label = "yellow:wifi"; > + gpios = <&gpioz 3 GPIO_ACTIVE_HIGH>; > + linux,default-trigger = "phy0tx"; > + default-state = "off"; > + }; > + > + led6 { > + label = "blue:bt"; > + gpios = <&gpioz 6 GPIO_ACTIVE_HIGH>; > + linux,default-trigger = "bluetooth-power"; > + default-state = "off"; > + }; > + }; > +}; > + > +ðernet0 { > + status = "okay"; > + pinctrl-0 = <ðernet0_rgmii_pins_a>; > + pinctrl-1 = <ðernet0_rgmii_pins_sleep_a>; > + pinctrl-names = "default", "sleep"; > + phy-mode = "rgmii"; > + max-speed = <1000>; > + phy-handle = <&phy0>; > + > + mdio0 { > + #address-cells = <1>; > + #size-cells = <0>; > + compatible = "snps,dwmac-mdio"; > + phy0: ethernet-phy@7 { > + reg = <7>; > + }; > + }; > +}; > + > +&i2c1 { > + pinctrl-names = "default"; > + pinctrl-0 = <&i2c1_pins_b>; > + i2c-scl-rising-time-ns = <185>; > + i2c-scl-falling-time-ns = <20>; > + status = "okay"; > + /delete-property/dmas; > + /delete-property/dma-names; > +}; > + > +&i2c2 { > + pinctrl-names = "default"; > + pinctrl-0 = <&i2c2_pins_b>; > + i2c-scl-rising-time-ns = <185>; > + i2c-scl-falling-time-ns = <20>; > + status = "okay"; > + /delete-property/dmas; > + /delete-property/dma-names; > +}; > + > +&i2c4 { > + pinctrl-names = "default"; > + pinctrl-0 = <&i2c4_pins_a>; > + i2c-scl-rising-time-ns = <185>; > + i2c-scl-falling-time-ns = <20>; > + status = "okay"; > + /delete-property/dmas; > + /delete-property/dma-names; > + > + pmic: stpmic@33 { > + compatible = "st,stpmic1"; > + reg = <0x33>; > + interrupts-extended = <&exti 55 IRQ_TYPE_EDGE_FALLING>; > + interrupt-controller; > + #interrupt-cells = <2>; > + status = "okay"; > + > + st,main-control-register = <0x04>; > + st,vin-control-register = <0xc0>; > + st,usb-control-register = <0x30>; > + > + regulators { > + compatible = "st,stpmic1-regulators"; > + > + ldo1-supply = <&v3v3>; > + ldo2-supply = <&v3v3>; > + ldo3-supply = <&vdd_ddr>; > + ldo5-supply = <&v3v3>; > + ldo6-supply = <&v3v3>; > + pwr_sw1-supply = <&bst_out>; > + pwr_sw2-supply = <&bst_out>; > + > + vddcore: buck1 { > + regulator-name = "vddcore"; > + regulator-min-microvolt = <1200000>; > + regulator-max-microvolt = <1350000>; > + regulator-always-on; > + regulator-initial-mode = <0>; > + regulator-over-current-protection; > + }; > + > + vdd_ddr: buck2 { > + regulator-name = "vdd_ddr"; > + regulator-min-microvolt = <1350000>; > + regulator-max-microvolt = <1350000>; > + regulator-always-on; > + regulator-initial-mode = <0>; > + regulator-over-current-protection; > + }; > + > + vdd: buck3 { > + regulator-name = "vdd"; > + regulator-min-microvolt = <3300000>; > + regulator-max-microvolt = <3300000>; > + regulator-always-on; > + st,mask_reset; > + regulator-initial-mode = <0>; > + regulator-over-current-protection; > + }; > + > + v3v3: buck4 { > + regulator-name = "v3v3"; > + regulator-min-microvolt = <3300000>; > + regulator-max-microvolt = <3300000>; > + regulator-always-on; > + regulator-over-current-protection; > + regulator-initial-mode = <0>; > + }; > + > + vdda: ldo1 { > + regulator-name = "vdda"; > + regulator-min-microvolt = <2900000>; > + regulator-max-microvolt = <2900000>; > + interrupts = ; > + interrupt-parent = <&pmic>; > + }; > + > + v2v8: ldo2 { > + regulator-name = "v2v8"; > + regulator-min-microvolt = <2800000>; > + regulator-max-microvolt = <2800000>; > + interrupts = ; > + interrupt-parent = <&pmic>; > + }; > + > + vtt_ddr: ldo3 { > + regulator-name = "vtt_ddr"; > + regulator-min-microvolt = <500000>; > + regulator-max-microvolt = <750000>; > + regulator-always-on; > + regulator-over-current-protection; > + }; > + > + vdd_usb: ldo4 { > + regulator-name = "vdd_usb"; > + regulator-min-microvolt = <3300000>; > + regulator-max-microvolt = <3300000>; > + interrupts = ; > + interrupt-parent = <&pmic>; > + }; > + > + vdd_sd: ldo5 { > + regulator-name = "vdd_sd"; > + regulator-min-microvolt = <2900000>; > + regulator-max-microvolt = <2900000>; > + interrupts = ; > + interrupt-parent = <&pmic>; > + regulator-boot-on; > + }; > + > + v1v8: ldo6 { > + regulator-name = "v1v8"; > + regulator-min-microvolt = <1800000>; > + regulator-max-microvolt = <1800000>; > + interrupts = ; > + interrupt-parent = <&pmic>; > + regulator-enable-ramp-delay = <300000>; > + }; > + > + vref_ddr: vref_ddr { > + regulator-name = "vref_ddr"; > + regulator-always-on; > + regulator-over-current-protection; > + }; > + > + bst_out: boost { > + regulator-name = "bst_out"; > + interrupts = ; > + interrupt-parent = <&pmic>; > + }; > + > + vbus_otg: pwr_sw1 { > + regulator-name = "vbus_otg"; > + interrupts = ; > + interrupt-parent = <&pmic>; > + regulator-active-discharge; > + }; > + > + vbus_sw: pwr_sw2 { > + regulator-name = "vbus_sw"; > + interrupts = ; > + interrupt-parent = <&pmic>; > + regulator-active-discharge; > + }; > + }; > + > + onkey { > + compatible = "st,stpmic1-onkey"; > + interrupts = , ; > + interrupt-names = "onkey-falling", "onkey-rising"; > + status = "okay"; > + }; > + > + watchdog { > + compatible = "st,stpmic1-wdt"; > + status = "disabled"; > + }; > + }; > +}; > + > +&iwdg2 { > + timeout-sec = <32>; > + status = "okay"; > +}; > + > +&rng1 { > + status = "okay"; > +}; > + > +&rtc { > + status = "okay"; > +}; > + > +&sdmmc1 { > + pinctrl-names = "default", "opendrain", "sleep"; > + pinctrl-0 = <&sdmmc1_b4_pins_a &sdmmc1_dir_pins_a>; > + pinctrl-1 = <&sdmmc1_b4_od_pins_a>; > + pinctrl-2 = <&sdmmc1_b4_sleep_pins_a>; > + broken-cd; > + st,sig-dir; > + st,neg-edge; > + st,use-ckin; > + bus-width = <4>; > + vmmc-supply = <&vdd_sd>; > + status = "okay"; > +}; > + > +&uart4 { > + /* On Low speed expansion header */ > + label = "LS-UART1"; > + pinctrl-names = "default"; > + pinctrl-0 = <&uart4_pins_b>; > + status = "okay"; > +}; > + > +&uart7 { > + /* On Low speed expansion header */ > + label = "LS-UART0"; > + pinctrl-names = "default"; > + pinctrl-0 = <&uart7_pins_a>; > + status = "okay"; > +}; > From mboxrd@z Thu Jan 1 00:00:00 1970 From: Alexandre Torgue Subject: Re: [PATCH 3/3] ARM: dts: Add Avenger96 devicetree support based on STM32MP157A Date: Fri, 3 May 2019 11:01:00 +0200 Message-ID: <7e693155-d1d4-b12d-74fd-0236d9d52257@st.com> References: <20190503053123.6828-1-manivannan.sadhasivam@linaro.org> <20190503053123.6828-4-manivannan.sadhasivam@linaro.org> Mime-Version: 1.0 Content-Type: text/plain; charset="utf-8"; format=flowed Content-Transfer-Encoding: 8bit Return-path: In-Reply-To: <20190503053123.6828-4-manivannan.sadhasivam@linaro.org> Content-Language: en-US Sender: linux-kernel-owner@vger.kernel.org To: Manivannan Sadhasivam , mcoquelin.stm32@gmail.com, robh+dt@kernel.org Cc: linux-stm32@st-md-mailman.stormreply.com, linux-arm-kernel@lists.infradead.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, loic.pallardy@st.com List-Id: devicetree@vger.kernel.org Hi Mani On 5/3/19 7:31 AM, Manivannan Sadhasivam wrote: > Add devicetree support for Avenger96 board based on STM32MP157A MPU > from ST Micro. This board is one of the 96Boards Consumer Edition board > from Arrow Electronics and has the following features: > > SoC: STM32MP157AAC > PMIC: STPMIC1A > RAM: 1024 Mbyte @ 533MHz > Storage: eMMC v4.51: 8 Gbyte > microSD Socket: UHS-1 v3.01 > Ethernet Port: 10/100/1000 Mbit/s, IEEE 802.3 Compliant > Wireless: WiFi 5 GHz & 2.4GHz IEEE 802.11a/b/g/n/ac > Bluetooth®v4.2 (BR/EDR/BLE) > USB: 2x Type A (USB 2.0) Host and 1x Micro B (USB 2.0) OTG > Display: HDMI: WXGA (1366x768)@ 60 fps, HDMI 1.4 > LED: 4x User LED, 1x WiFi LED, 1x BT LED > > More information about this board can be found in 96Boards website: > https://www.96boards.org/product/avenger96/ > > Signed-off-by: Manivannan Sadhasivam > --- > arch/arm/boot/dts/Makefile | 1 + > arch/arm/boot/dts/stm32mp157a-avenger96.dts | 320 ++++++++++++++++++++ > 2 files changed, 321 insertions(+) > create mode 100644 arch/arm/boot/dts/stm32mp157a-avenger96.dts > > diff --git a/arch/arm/boot/dts/Makefile b/arch/arm/boot/dts/Makefile > index 8a1d0b3f55dd..f1d2f0bfa7c2 100644 > --- a/arch/arm/boot/dts/Makefile > +++ b/arch/arm/boot/dts/Makefile > @@ -965,6 +965,7 @@ dtb-$(CONFIG_ARCH_STM32) += \ > stm32h743i-eval.dtb \ > stm32h743i-disco.dtb \ > stm32mp157a-dk1.dtb \ > + stm32mp157a-avenger96.dtb \ follow alphabetic order please. > stm32mp157c-dk2.dtb \ > stm32mp157c-ed1.dtb \ > stm32mp157c-ev1.dtb > diff --git a/arch/arm/boot/dts/stm32mp157a-avenger96.dts b/arch/arm/boot/dts/stm32mp157a-avenger96.dts > new file mode 100644 > index 000000000000..a3b8af82ac70 > --- /dev/null > +++ b/arch/arm/boot/dts/stm32mp157a-avenger96.dts > @@ -0,0 +1,320 @@ > +// SPDX-License-Identifier: (GPL-2.0 OR BSD-3-Clause) > +/* > + * Copyright (C) Linaro Ltd 2019 - All Rights Reserved > + * Author: Manivannan Sadhasivam > + */ > + > +/dts-v1/; > + > +#include "stm32mp157c.dtsi" > +#include "stm32mp157-pinctrl.dtsi" > +#include > +#include > + > +/ { > + model = "Arrow Electronics STM32MP157A Avenger96 board"; > + compatible = "arrow,stm32mp157a-avenger96", "st,stm32mp157"; > + > + aliases { > + ethernet0 = ðernet0; > + mmc0 = &sdmmc1; > + serial0 = &uart4; > + serial1 = &uart7; > + }; > + > + chosen { > + stdout-path = "serial0:115200n8"; > + }; > + > + memory@c0000000 { > + reg = <0xc0000000 0x40000000>; you could add device_type = "memory"; > + }; > + > + led { > + compatible = "gpio-leds"; > + led1 { > + label = "green:user1"; > + gpios = <&gpioz 7 GPIO_ACTIVE_HIGH>; > + linux,default-trigger = "heartbeat"; > + default-state = "off"; > + }; > + > + led2 { > + label = "green:user2"; > + gpios = <&gpiof 3 GPIO_ACTIVE_HIGH>; > + linux,default-trigger = "mmc0"; > + default-state = "off"; > + }; > + > + led3 { > + label = "green:user3"; > + gpios = <&gpiog 0 GPIO_ACTIVE_HIGH>; > + linux,default-trigger = "mmc1"; > + default-state = "off"; > + }; > + > + led4 { > + label = "green:user3"; > + gpios = <&gpiog 1 GPIO_ACTIVE_HIGH>; > + linux,default-trigger = "none"; > + default-state = "off"; > + panic-indicator; > + }; > + > + led5 { > + label = "yellow:wifi"; > + gpios = <&gpioz 3 GPIO_ACTIVE_HIGH>; > + linux,default-trigger = "phy0tx"; > + default-state = "off"; > + }; > + > + led6 { > + label = "blue:bt"; > + gpios = <&gpioz 6 GPIO_ACTIVE_HIGH>; > + linux,default-trigger = "bluetooth-power"; > + default-state = "off"; > + }; > + }; > +}; > + > +ðernet0 { > + status = "okay"; > + pinctrl-0 = <ðernet0_rgmii_pins_a>; > + pinctrl-1 = <ðernet0_rgmii_pins_sleep_a>; > + pinctrl-names = "default", "sleep"; > + phy-mode = "rgmii"; > + max-speed = <1000>; > + phy-handle = <&phy0>; > + > + mdio0 { > + #address-cells = <1>; > + #size-cells = <0>; > + compatible = "snps,dwmac-mdio"; > + phy0: ethernet-phy@7 { > + reg = <7>; > + }; > + }; > +}; > + > +&i2c1 { > + pinctrl-names = "default"; > + pinctrl-0 = <&i2c1_pins_b>; > + i2c-scl-rising-time-ns = <185>; > + i2c-scl-falling-time-ns = <20>; > + status = "okay"; > + /delete-property/dmas; > + /delete-property/dma-names; > +}; > + > +&i2c2 { > + pinctrl-names = "default"; > + pinctrl-0 = <&i2c2_pins_b>; > + i2c-scl-rising-time-ns = <185>; > + i2c-scl-falling-time-ns = <20>; > + status = "okay"; > + /delete-property/dmas; > + /delete-property/dma-names; > +}; > + > +&i2c4 { > + pinctrl-names = "default"; > + pinctrl-0 = <&i2c4_pins_a>; > + i2c-scl-rising-time-ns = <185>; > + i2c-scl-falling-time-ns = <20>; > + status = "okay"; > + /delete-property/dmas; > + /delete-property/dma-names; > + > + pmic: stpmic@33 { > + compatible = "st,stpmic1"; > + reg = <0x33>; > + interrupts-extended = <&exti 55 IRQ_TYPE_EDGE_FALLING>; > + interrupt-controller; > + #interrupt-cells = <2>; > + status = "okay"; > + > + st,main-control-register = <0x04>; > + st,vin-control-register = <0xc0>; > + st,usb-control-register = <0x30>; > + > + regulators { > + compatible = "st,stpmic1-regulators"; > + > + ldo1-supply = <&v3v3>; > + ldo2-supply = <&v3v3>; > + ldo3-supply = <&vdd_ddr>; > + ldo5-supply = <&v3v3>; > + ldo6-supply = <&v3v3>; > + pwr_sw1-supply = <&bst_out>; > + pwr_sw2-supply = <&bst_out>; > + > + vddcore: buck1 { > + regulator-name = "vddcore"; > + regulator-min-microvolt = <1200000>; > + regulator-max-microvolt = <1350000>; > + regulator-always-on; > + regulator-initial-mode = <0>; > + regulator-over-current-protection; > + }; > + > + vdd_ddr: buck2 { > + regulator-name = "vdd_ddr"; > + regulator-min-microvolt = <1350000>; > + regulator-max-microvolt = <1350000>; > + regulator-always-on; > + regulator-initial-mode = <0>; > + regulator-over-current-protection; > + }; > + > + vdd: buck3 { > + regulator-name = "vdd"; > + regulator-min-microvolt = <3300000>; > + regulator-max-microvolt = <3300000>; > + regulator-always-on; > + st,mask_reset; > + regulator-initial-mode = <0>; > + regulator-over-current-protection; > + }; > + > + v3v3: buck4 { > + regulator-name = "v3v3"; > + regulator-min-microvolt = <3300000>; > + regulator-max-microvolt = <3300000>; > + regulator-always-on; > + regulator-over-current-protection; > + regulator-initial-mode = <0>; > + }; > + > + vdda: ldo1 { > + regulator-name = "vdda"; > + regulator-min-microvolt = <2900000>; > + regulator-max-microvolt = <2900000>; > + interrupts = ; > + interrupt-parent = <&pmic>; > + }; > + > + v2v8: ldo2 { > + regulator-name = "v2v8"; > + regulator-min-microvolt = <2800000>; > + regulator-max-microvolt = <2800000>; > + interrupts = ; > + interrupt-parent = <&pmic>; > + }; > + > + vtt_ddr: ldo3 { > + regulator-name = "vtt_ddr"; > + regulator-min-microvolt = <500000>; > + regulator-max-microvolt = <750000>; > + regulator-always-on; > + regulator-over-current-protection; > + }; > + > + vdd_usb: ldo4 { > + regulator-name = "vdd_usb"; > + regulator-min-microvolt = <3300000>; > + regulator-max-microvolt = <3300000>; > + interrupts = ; > + interrupt-parent = <&pmic>; > + }; > + > + vdd_sd: ldo5 { > + regulator-name = "vdd_sd"; > + regulator-min-microvolt = <2900000>; > + regulator-max-microvolt = <2900000>; > + interrupts = ; > + interrupt-parent = <&pmic>; > + regulator-boot-on; > + }; > + > + v1v8: ldo6 { > + regulator-name = "v1v8"; > + regulator-min-microvolt = <1800000>; > + regulator-max-microvolt = <1800000>; > + interrupts = ; > + interrupt-parent = <&pmic>; > + regulator-enable-ramp-delay = <300000>; > + }; > + > + vref_ddr: vref_ddr { > + regulator-name = "vref_ddr"; > + regulator-always-on; > + regulator-over-current-protection; > + }; > + > + bst_out: boost { > + regulator-name = "bst_out"; > + interrupts = ; > + interrupt-parent = <&pmic>; > + }; > + > + vbus_otg: pwr_sw1 { > + regulator-name = "vbus_otg"; > + interrupts = ; > + interrupt-parent = <&pmic>; > + regulator-active-discharge; > + }; > + > + vbus_sw: pwr_sw2 { > + regulator-name = "vbus_sw"; > + interrupts = ; > + interrupt-parent = <&pmic>; > + regulator-active-discharge; > + }; > + }; > + > + onkey { > + compatible = "st,stpmic1-onkey"; > + interrupts = , ; > + interrupt-names = "onkey-falling", "onkey-rising"; > + status = "okay"; > + }; > + > + watchdog { > + compatible = "st,stpmic1-wdt"; > + status = "disabled"; > + }; > + }; > +}; > + > +&iwdg2 { > + timeout-sec = <32>; > + status = "okay"; > +}; > + > +&rng1 { > + status = "okay"; > +}; > + > +&rtc { > + status = "okay"; > +}; > + > +&sdmmc1 { > + pinctrl-names = "default", "opendrain", "sleep"; > + pinctrl-0 = <&sdmmc1_b4_pins_a &sdmmc1_dir_pins_a>; > + pinctrl-1 = <&sdmmc1_b4_od_pins_a>; > + pinctrl-2 = <&sdmmc1_b4_sleep_pins_a>; > + broken-cd; > + st,sig-dir; > + st,neg-edge; > + st,use-ckin; > + bus-width = <4>; > + vmmc-supply = <&vdd_sd>; > + status = "okay"; > +}; > + > +&uart4 { > + /* On Low speed expansion header */ > + label = "LS-UART1"; > + pinctrl-names = "default"; > + pinctrl-0 = <&uart4_pins_b>; > + status = "okay"; > +}; > + > +&uart7 { > + /* On Low speed expansion header */ > + label = "LS-UART0"; > + pinctrl-names = "default"; > + pinctrl-0 = <&uart7_pins_a>; > + status = "okay"; > +}; > From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-7.0 required=3.0 tests=DKIM_SIGNED,DKIM_VALID, HEADER_FROM_DIFFERENT_DOMAINS,INCLUDES_PATCH,MAILING_LIST_MULTI,SIGNED_OFF_BY, SPF_PASS,T_DKIMWL_WL_HIGH,URIBL_BLOCKED autolearn=ham autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id 9F05CC004C9 for ; Fri, 3 May 2019 09:01:22 +0000 (UTC) Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by mail.kernel.org (Postfix) with ESMTPS id 6E3262075C for ; Fri, 3 May 2019 09:01:22 +0000 (UTC) Authentication-Results: mail.kernel.org; dkim=pass (2048-bit key) header.d=lists.infradead.org header.i=@lists.infradead.org header.b="rvncZSgV"; dkim=fail reason="signature verification failed" (2048-bit key) header.d=st.com header.i=@st.com header.b="QctHJ7Yx" DMARC-Filter: OpenDMARC Filter v1.3.2 mail.kernel.org 6E3262075C Authentication-Results: mail.kernel.org; dmarc=none (p=none dis=none) header.from=st.com Authentication-Results: mail.kernel.org; spf=none smtp.mailfrom=linux-arm-kernel-bounces+infradead-linux-arm-kernel=archiver.kernel.org@lists.infradead.org DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20170209; h=Sender:Content-Type: Content-Transfer-Encoding:Cc:List-Subscribe:List-Help:List-Post:List-Archive: List-Unsubscribe:List-Id:In-Reply-To:MIME-Version:Date:Message-ID:From: References:To:Subject:Reply-To:Content-ID:Content-Description:Resent-Date: Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID:List-Owner; bh=4vmq6iu1FypiBkZ6yCE9A9i4CYJr4kcFtYqCObsGLiw=; b=rvncZSgVHNuepVErG6t/Dxi9W KcEtP28nwpcxL3rV/tEojxQsQZc2zq8uiYjpWlZiVimDzysTfRMjC5Ol96lVnhzvEkNOr5N4nBi5C DhFlFnoPvNdiwB1Pdq+QlWSGvTNXnwW4MCFJA0sucdm2bRXbtMl+/7MnXs+8sVM+zSGXPYo8lChkZ GHbhmAe4uht2FGos9yEkfqbcuWjUIO+lPpkbkxcwT3680P8xB6kUNbc5J7r4l4eQ17bqg11uDLT6N quDVE2NUM87Le+5zG6ZlwF6F2QVS3ifiMvlNbCIkrieV89fLRJkM9Rkk328km3o5DVGFJDMElUkIw jAfdzA3Ww==; Received: from localhost ([127.0.0.1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.90_1 #2 (Red Hat Linux)) id 1hMU4E-0000WP-4p; Fri, 03 May 2019 09:01:18 +0000 Received: from mx08-00178001.pphosted.com ([91.207.212.93] helo=mx07-00178001.pphosted.com) by bombadil.infradead.org with esmtps (Exim 4.90_1 #2 (Red Hat Linux)) id 1hMU49-0000Vk-Rz for linux-arm-kernel@lists.infradead.org; Fri, 03 May 2019 09:01:16 +0000 Received: from pps.filterd (m0046660.ppops.net [127.0.0.1]) by mx08-00178001.pphosted.com (8.16.0.27/8.16.0.27) with SMTP id x438s4Bo024751; Fri, 3 May 2019 11:01:07 +0200 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=st.com; h=subject : to : cc : references : from : message-id : date : mime-version : in-reply-to : content-type : content-transfer-encoding; s=STMicroelectronics; bh=NJcBfDIXc6aq0TUQaHd3aj5WEWDAnTUBKckNqR/0Asc=; b=QctHJ7Yxj6KjskcUX1gU22VDKHjRXWpUI2QH8biFHaUN1tdXm0NCeKEv2iRTuisjgzzE JPy6ShpzSN2I/DSwqVfaj1QH7A3TOv0UijRJe5ykENgc7GZheX/ZmUJ7aP7jBtSu4eMm p8xT98pwukB9PtxINZbYYBjHMbNtGWpH5LP6Tk7aUbuIcCtyNQdgQjkjJsMujT/awbd6 QJQImbii0ktPw9IANXiKUM8Iq6vZI7ZDFHui4LDax1mGzYR1zbMKze8aqx4eR70VLO+C RwlsNfmcrMfwnKKRa3dzQAKN+CY8YLVKWM4p0gI0OqJAp4uoGZQY3aUhhkgANDJ+rsP0 VA== Received: from beta.dmz-eu.st.com (beta.dmz-eu.st.com [164.129.1.35]) by mx08-00178001.pphosted.com with ESMTP id 2s6xhbnas9-1 (version=TLSv1 cipher=ECDHE-RSA-AES256-SHA bits=256 verify=NOT); Fri, 03 May 2019 11:01:03 +0200 Received: from zeta.dmz-eu.st.com (zeta.dmz-eu.st.com [164.129.230.9]) by beta.dmz-eu.st.com (STMicroelectronics) with ESMTP id 6AAD638; Fri, 3 May 2019 09:01:02 +0000 (GMT) Received: from Webmail-eu.st.com (sfhdag3node2.st.com [10.75.127.8]) by zeta.dmz-eu.st.com (STMicroelectronics) with ESMTP id 1C721159E; Fri, 3 May 2019 09:01:02 +0000 (GMT) Received: from [10.48.0.204] (10.75.127.49) by SFHDAG3NODE2.st.com (10.75.127.8) with Microsoft SMTP Server (TLS) id 15.0.1347.2; Fri, 3 May 2019 11:01:01 +0200 Subject: Re: [PATCH 3/3] ARM: dts: Add Avenger96 devicetree support based on STM32MP157A To: Manivannan Sadhasivam , , References: <20190503053123.6828-1-manivannan.sadhasivam@linaro.org> <20190503053123.6828-4-manivannan.sadhasivam@linaro.org> From: Alexandre Torgue Message-ID: <7e693155-d1d4-b12d-74fd-0236d9d52257@st.com> Date: Fri, 3 May 2019 11:01:00 +0200 User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:60.0) Gecko/20100101 Thunderbird/60.6.1 MIME-Version: 1.0 In-Reply-To: <20190503053123.6828-4-manivannan.sadhasivam@linaro.org> Content-Language: en-US X-Originating-IP: [10.75.127.49] X-ClientProxiedBy: SFHDAG2NODE3.st.com (10.75.127.6) To SFHDAG3NODE2.st.com (10.75.127.8) X-Proofpoint-Virus-Version: vendor=fsecure engine=2.50.10434:, , definitions=2019-05-03_03:, , signatures=0 X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20190503_020114_241060_38925516 X-CRM114-Status: GOOD ( 22.92 ) X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.21 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: devicetree@vger.kernel.org, loic.pallardy@st.com, linux-stm32@st-md-mailman.stormreply.com, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org Content-Transfer-Encoding: base64 Content-Type: text/plain; charset="utf-8"; Format="flowed" Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+infradead-linux-arm-kernel=archiver.kernel.org@lists.infradead.org SGkgTWFuaQoKT24gNS8zLzE5IDc6MzEgQU0sIE1hbml2YW5uYW4gU2FkaGFzaXZhbSB3cm90ZToK PiBBZGQgZGV2aWNldHJlZSBzdXBwb3J0IGZvciBBdmVuZ2VyOTYgYm9hcmQgYmFzZWQgb24gU1RN MzJNUDE1N0EgTVBVCj4gZnJvbSBTVCBNaWNyby4gVGhpcyBib2FyZCBpcyBvbmUgb2YgdGhlIDk2 Qm9hcmRzIENvbnN1bWVyIEVkaXRpb24gYm9hcmQKPiBmcm9tIEFycm93IEVsZWN0cm9uaWNzIGFu ZCBoYXMgdGhlIGZvbGxvd2luZyBmZWF0dXJlczoKPiAKPiBTb0M6IFNUTTMyTVAxNTdBQUMKPiBQ TUlDOiBTVFBNSUMxQQo+IFJBTTogMTAyNCBNYnl0ZSBAIDUzM01Iego+IFN0b3JhZ2U6IGVNTUMg djQuNTE6IDggR2J5dGUKPiAgICAgICAgICAgbWljcm9TRCBTb2NrZXQ6IFVIUy0xIHYzLjAxCj4g RXRoZXJuZXQgUG9ydDogMTAvMTAwLzEwMDAgTWJpdC9zLCBJRUVFIDgwMi4zIENvbXBsaWFudAo+ IFdpcmVsZXNzOiBXaUZpIDUgR0h6ICYgMi40R0h6IElFRUUgODAyLjExYS9iL2cvbi9hYwo+ICAg ICAgICAgICAgQmx1ZXRvb3Rowq52NC4yIChCUi9FRFIvQkxFKQo+IFVTQjogMnggVHlwZSBBIChV U0IgMi4wKSBIb3N0IGFuZCAxeCBNaWNybyBCIChVU0IgMi4wKSBPVEcKPiBEaXNwbGF5OiBIRE1J OiBXWEdBICgxMzY2eDc2OClAIDYwIGZwcywgSERNSSAxLjQKPiBMRUQ6IDR4IFVzZXIgTEVELCAx eCBXaUZpIExFRCwgMXggQlQgTEVECj4gCj4gTW9yZSBpbmZvcm1hdGlvbiBhYm91dCB0aGlzIGJv YXJkIGNhbiBiZSBmb3VuZCBpbiA5NkJvYXJkcyB3ZWJzaXRlOgo+IGh0dHBzOi8vd3d3Ljk2Ym9h cmRzLm9yZy9wcm9kdWN0L2F2ZW5nZXI5Ni8KPiAKPiBTaWduZWQtb2ZmLWJ5OiBNYW5pdmFubmFu IFNhZGhhc2l2YW0gPG1hbml2YW5uYW4uc2FkaGFzaXZhbUBsaW5hcm8ub3JnPgo+IC0tLQo+ICAg YXJjaC9hcm0vYm9vdC9kdHMvTWFrZWZpbGUgICAgICAgICAgICAgICAgICB8ICAgMSArCj4gICBh cmNoL2FybS9ib290L2R0cy9zdG0zMm1wMTU3YS1hdmVuZ2VyOTYuZHRzIHwgMzIwICsrKysrKysr KysrKysrKysrKysrCj4gICAyIGZpbGVzIGNoYW5nZWQsIDMyMSBpbnNlcnRpb25zKCspCj4gICBj cmVhdGUgbW9kZSAxMDA2NDQgYXJjaC9hcm0vYm9vdC9kdHMvc3RtMzJtcDE1N2EtYXZlbmdlcjk2 LmR0cwo+IAo+IGRpZmYgLS1naXQgYS9hcmNoL2FybS9ib290L2R0cy9NYWtlZmlsZSBiL2FyY2gv YXJtL2Jvb3QvZHRzL01ha2VmaWxlCj4gaW5kZXggOGExZDBiM2Y1NWRkLi5mMWQyZjBiZmE3YzIg MTAwNjQ0Cj4gLS0tIGEvYXJjaC9hcm0vYm9vdC9kdHMvTWFrZWZpbGUKPiArKysgYi9hcmNoL2Fy bS9ib290L2R0cy9NYWtlZmlsZQo+IEBAIC05NjUsNiArOTY1LDcgQEAgZHRiLSQoQ09ORklHX0FS Q0hfU1RNMzIpICs9IFwKPiAgIAlzdG0zMmg3NDNpLWV2YWwuZHRiIFwKPiAgIAlzdG0zMmg3NDNp LWRpc2NvLmR0YiBcCj4gICAJc3RtMzJtcDE1N2EtZGsxLmR0YiBcCj4gKwlzdG0zMm1wMTU3YS1h dmVuZ2VyOTYuZHRiIFwKCmZvbGxvdyBhbHBoYWJldGljIG9yZGVyIHBsZWFzZS4KCj4gICAJc3Rt MzJtcDE1N2MtZGsyLmR0YiBcCj4gICAJc3RtMzJtcDE1N2MtZWQxLmR0YiBcCj4gICAJc3RtMzJt cDE1N2MtZXYxLmR0Ygo+IGRpZmYgLS1naXQgYS9hcmNoL2FybS9ib290L2R0cy9zdG0zMm1wMTU3 YS1hdmVuZ2VyOTYuZHRzIGIvYXJjaC9hcm0vYm9vdC9kdHMvc3RtMzJtcDE1N2EtYXZlbmdlcjk2 LmR0cwo+IG5ldyBmaWxlIG1vZGUgMTAwNjQ0Cj4gaW5kZXggMDAwMDAwMDAwMDAwLi5hM2I4YWY4 MmFjNzAKPiAtLS0gL2Rldi9udWxsCj4gKysrIGIvYXJjaC9hcm0vYm9vdC9kdHMvc3RtMzJtcDE1 N2EtYXZlbmdlcjk2LmR0cwo+IEBAIC0wLDAgKzEsMzIwIEBACj4gKy8vIFNQRFgtTGljZW5zZS1J ZGVudGlmaWVyOiAoR1BMLTIuMCBPUiBCU0QtMy1DbGF1c2UpCj4gKy8qCj4gKyAqIENvcHlyaWdo dCAoQykgTGluYXJvIEx0ZCAyMDE5IC0gQWxsIFJpZ2h0cyBSZXNlcnZlZAo+ICsgKiBBdXRob3I6 IE1hbml2YW5uYW4gU2FkaGFzaXZhbSA8bWFuaXZhbm5hbi5zYWRoYXNpdmFtQGxpbmFyby5vcmc+ Cj4gKyAqLwo+ICsKPiArL2R0cy12MS87Cj4gKwo+ICsjaW5jbHVkZSAic3RtMzJtcDE1N2MuZHRz aSIKPiArI2luY2x1ZGUgInN0bTMybXAxNTctcGluY3RybC5kdHNpIgo+ICsjaW5jbHVkZSA8ZHQt YmluZGluZ3MvZ3Bpby9ncGlvLmg+Cj4gKyNpbmNsdWRlIDxkdC1iaW5kaW5ncy9tZmQvc3Qsc3Rw bWljMS5oPgo+ICsKPiArLyB7Cj4gKwltb2RlbCA9ICJBcnJvdyBFbGVjdHJvbmljcyBTVE0zMk1Q MTU3QSBBdmVuZ2VyOTYgYm9hcmQiOwo+ICsJY29tcGF0aWJsZSA9ICJhcnJvdyxzdG0zMm1wMTU3 YS1hdmVuZ2VyOTYiLCAic3Qsc3RtMzJtcDE1NyI7Cj4gKwo+ICsJYWxpYXNlcyB7Cj4gKwkJZXRo ZXJuZXQwID0gJmV0aGVybmV0MDsKPiArCQltbWMwID0gJnNkbW1jMTsKPiArCQlzZXJpYWwwID0g JnVhcnQ0Owo+ICsJCXNlcmlhbDEgPSAmdWFydDc7Cj4gKwl9Owo+ICsKPiArCWNob3NlbiB7Cj4g KwkJc3Rkb3V0LXBhdGggPSAic2VyaWFsMDoxMTUyMDBuOCI7Cj4gKwl9Owo+ICsKPiArCW1lbW9y eUBjMDAwMDAwMCB7Cj4gKwkJcmVnID0gPDB4YzAwMDAwMDAgMHg0MDAwMDAwMD47Cgp5b3UgY291 bGQgYWRkIGRldmljZV90eXBlID0gIm1lbW9yeSI7Cgo+ICsJfTsKPiArCj4gKwlsZWQgewo+ICsJ CWNvbXBhdGlibGUgPSAiZ3Bpby1sZWRzIjsKPiArCQlsZWQxIHsKPiArCQkJbGFiZWwgPSAiZ3Jl ZW46dXNlcjEiOwo+ICsJCQlncGlvcyA9IDwmZ3Bpb3ogNyBHUElPX0FDVElWRV9ISUdIPjsKPiAr CQkJbGludXgsZGVmYXVsdC10cmlnZ2VyID0gImhlYXJ0YmVhdCI7Cj4gKwkJCWRlZmF1bHQtc3Rh dGUgPSAib2ZmIjsKPiArCQl9Owo+ICsKPiArCQlsZWQyIHsKPiArCQkJbGFiZWwgPSAiZ3JlZW46 dXNlcjIiOwo+ICsJCQlncGlvcyA9IDwmZ3Bpb2YgMyBHUElPX0FDVElWRV9ISUdIPjsKPiArCQkJ bGludXgsZGVmYXVsdC10cmlnZ2VyID0gIm1tYzAiOwo+ICsJCQlkZWZhdWx0LXN0YXRlID0gIm9m ZiI7Cj4gKwkJfTsKPiArCj4gKwkJbGVkMyB7Cj4gKwkJCWxhYmVsID0gImdyZWVuOnVzZXIzIjsK PiArCQkJZ3Bpb3MgPSA8JmdwaW9nIDAgR1BJT19BQ1RJVkVfSElHSD47Cj4gKwkJCWxpbnV4LGRl ZmF1bHQtdHJpZ2dlciA9ICJtbWMxIjsKPiArCQkJZGVmYXVsdC1zdGF0ZSA9ICJvZmYiOwo+ICsJ CX07Cj4gKwo+ICsJCWxlZDQgewo+ICsJCQlsYWJlbCA9ICJncmVlbjp1c2VyMyI7Cj4gKwkJCWdw aW9zID0gPCZncGlvZyAxIEdQSU9fQUNUSVZFX0hJR0g+Owo+ICsJCQlsaW51eCxkZWZhdWx0LXRy aWdnZXIgPSAibm9uZSI7Cj4gKwkJCWRlZmF1bHQtc3RhdGUgPSAib2ZmIjsKPiArCQkJcGFuaWMt aW5kaWNhdG9yOwo+ICsJCX07Cj4gKwo+ICsJCWxlZDUgewo+ICsJCQlsYWJlbCA9ICJ5ZWxsb3c6 d2lmaSI7Cj4gKwkJCWdwaW9zID0gPCZncGlveiAzIEdQSU9fQUNUSVZFX0hJR0g+Owo+ICsJCQls aW51eCxkZWZhdWx0LXRyaWdnZXIgPSAicGh5MHR4IjsKPiArCQkJZGVmYXVsdC1zdGF0ZSA9ICJv ZmYiOwo+ICsJCX07Cj4gKwo+ICsJCWxlZDYgewo+ICsJCQlsYWJlbCA9ICJibHVlOmJ0IjsKPiAr CQkJZ3Bpb3MgPSA8JmdwaW96IDYgR1BJT19BQ1RJVkVfSElHSD47Cj4gKwkJCWxpbnV4LGRlZmF1 bHQtdHJpZ2dlciA9ICJibHVldG9vdGgtcG93ZXIiOwo+ICsJCQlkZWZhdWx0LXN0YXRlID0gIm9m ZiI7Cj4gKwkJfTsKPiArCX07Cj4gK307Cj4gKwo+ICsmZXRoZXJuZXQwIHsKPiArCXN0YXR1cyA9 ICJva2F5IjsKPiArCXBpbmN0cmwtMCA9IDwmZXRoZXJuZXQwX3JnbWlpX3BpbnNfYT47Cj4gKwlw aW5jdHJsLTEgPSA8JmV0aGVybmV0MF9yZ21paV9waW5zX3NsZWVwX2E+Owo+ICsJcGluY3RybC1u YW1lcyA9ICJkZWZhdWx0IiwgInNsZWVwIjsKPiArCXBoeS1tb2RlID0gInJnbWlpIjsKPiArCW1h eC1zcGVlZCA9IDwxMDAwPjsKPiArCXBoeS1oYW5kbGUgPSA8JnBoeTA+Owo+ICsKPiArCW1kaW8w IHsKPiArCQkjYWRkcmVzcy1jZWxscyA9IDwxPjsKPiArCQkjc2l6ZS1jZWxscyA9IDwwPjsKPiAr CQljb21wYXRpYmxlID0gInNucHMsZHdtYWMtbWRpbyI7Cj4gKwkJcGh5MDogZXRoZXJuZXQtcGh5 QDcgewo+ICsJCQlyZWcgPSA8Nz47Cj4gKwkJfTsKPiArCX07Cj4gK307Cj4gKwo+ICsmaTJjMSB7 Cj4gKwlwaW5jdHJsLW5hbWVzID0gImRlZmF1bHQiOwo+ICsJcGluY3RybC0wID0gPCZpMmMxX3Bp bnNfYj47Cj4gKwlpMmMtc2NsLXJpc2luZy10aW1lLW5zID0gPDE4NT47Cj4gKwlpMmMtc2NsLWZh bGxpbmctdGltZS1ucyA9IDwyMD47Cj4gKwlzdGF0dXMgPSAib2theSI7Cj4gKwkvZGVsZXRlLXBy b3BlcnR5L2RtYXM7Cj4gKwkvZGVsZXRlLXByb3BlcnR5L2RtYS1uYW1lczsKPiArfTsKPiArCj4g KyZpMmMyIHsKPiArCXBpbmN0cmwtbmFtZXMgPSAiZGVmYXVsdCI7Cj4gKwlwaW5jdHJsLTAgPSA8 JmkyYzJfcGluc19iPjsKPiArCWkyYy1zY2wtcmlzaW5nLXRpbWUtbnMgPSA8MTg1PjsKPiArCWky Yy1zY2wtZmFsbGluZy10aW1lLW5zID0gPDIwPjsKPiArCXN0YXR1cyA9ICJva2F5IjsKPiArCS9k ZWxldGUtcHJvcGVydHkvZG1hczsKPiArCS9kZWxldGUtcHJvcGVydHkvZG1hLW5hbWVzOwo+ICt9 Owo+ICsKPiArJmkyYzQgewo+ICsJcGluY3RybC1uYW1lcyA9ICJkZWZhdWx0IjsKPiArCXBpbmN0 cmwtMCA9IDwmaTJjNF9waW5zX2E+Owo+ICsJaTJjLXNjbC1yaXNpbmctdGltZS1ucyA9IDwxODU+ Owo+ICsJaTJjLXNjbC1mYWxsaW5nLXRpbWUtbnMgPSA8MjA+Owo+ICsJc3RhdHVzID0gIm9rYXki Owo+ICsJL2RlbGV0ZS1wcm9wZXJ0eS9kbWFzOwo+ICsJL2RlbGV0ZS1wcm9wZXJ0eS9kbWEtbmFt ZXM7Cj4gKwo+ICsJcG1pYzogc3RwbWljQDMzIHsKPiArCQljb21wYXRpYmxlID0gInN0LHN0cG1p YzEiOwo+ICsJCXJlZyA9IDwweDMzPjsKPiArCQlpbnRlcnJ1cHRzLWV4dGVuZGVkID0gPCZleHRp IDU1IElSUV9UWVBFX0VER0VfRkFMTElORz47Cj4gKwkJaW50ZXJydXB0LWNvbnRyb2xsZXI7Cj4g KwkJI2ludGVycnVwdC1jZWxscyA9IDwyPjsKPiArCQlzdGF0dXMgPSAib2theSI7Cj4gKwo+ICsJ CXN0LG1haW4tY29udHJvbC1yZWdpc3RlciA9IDwweDA0PjsKPiArCQlzdCx2aW4tY29udHJvbC1y ZWdpc3RlciA9IDwweGMwPjsKPiArCQlzdCx1c2ItY29udHJvbC1yZWdpc3RlciA9IDwweDMwPjsK PiArCj4gKwkJcmVndWxhdG9ycyB7Cj4gKwkJCWNvbXBhdGlibGUgPSAic3Qsc3RwbWljMS1yZWd1 bGF0b3JzIjsKPiArCj4gKwkJCWxkbzEtc3VwcGx5ID0gPCZ2M3YzPjsKPiArCQkJbGRvMi1zdXBw bHkgPSA8JnYzdjM+Owo+ICsJCQlsZG8zLXN1cHBseSA9IDwmdmRkX2Rkcj47Cj4gKwkJCWxkbzUt c3VwcGx5ID0gPCZ2M3YzPjsKPiArCQkJbGRvNi1zdXBwbHkgPSA8JnYzdjM+Owo+ICsJCQlwd3Jf c3cxLXN1cHBseSA9IDwmYnN0X291dD47Cj4gKwkJCXB3cl9zdzItc3VwcGx5ID0gPCZic3Rfb3V0 PjsKPiArCj4gKwkJCXZkZGNvcmU6IGJ1Y2sxIHsKPiArCQkJCXJlZ3VsYXRvci1uYW1lID0gInZk ZGNvcmUiOwo+ICsJCQkJcmVndWxhdG9yLW1pbi1taWNyb3ZvbHQgPSA8MTIwMDAwMD47Cj4gKwkJ CQlyZWd1bGF0b3ItbWF4LW1pY3Jvdm9sdCA9IDwxMzUwMDAwPjsKPiArCQkJCXJlZ3VsYXRvci1h bHdheXMtb247Cj4gKwkJCQlyZWd1bGF0b3ItaW5pdGlhbC1tb2RlID0gPDA+Owo+ICsJCQkJcmVn dWxhdG9yLW92ZXItY3VycmVudC1wcm90ZWN0aW9uOwo+ICsJCQl9Owo+ICsKPiArCQkJdmRkX2Rk cjogYnVjazIgewo+ICsJCQkJcmVndWxhdG9yLW5hbWUgPSAidmRkX2RkciI7Cj4gKwkJCQlyZWd1 bGF0b3ItbWluLW1pY3Jvdm9sdCA9IDwxMzUwMDAwPjsKPiArCQkJCXJlZ3VsYXRvci1tYXgtbWlj cm92b2x0ID0gPDEzNTAwMDA+Owo+ICsJCQkJcmVndWxhdG9yLWFsd2F5cy1vbjsKPiArCQkJCXJl Z3VsYXRvci1pbml0aWFsLW1vZGUgPSA8MD47Cj4gKwkJCQlyZWd1bGF0b3Itb3Zlci1jdXJyZW50 LXByb3RlY3Rpb247Cj4gKwkJCX07Cj4gKwo+ICsJCQl2ZGQ6IGJ1Y2szIHsKPiArCQkJCXJlZ3Vs YXRvci1uYW1lID0gInZkZCI7Cj4gKwkJCQlyZWd1bGF0b3ItbWluLW1pY3Jvdm9sdCA9IDwzMzAw MDAwPjsKPiArCQkJCXJlZ3VsYXRvci1tYXgtbWljcm92b2x0ID0gPDMzMDAwMDA+Owo+ICsJCQkJ cmVndWxhdG9yLWFsd2F5cy1vbjsKPiArCQkJCXN0LG1hc2tfcmVzZXQ7Cj4gKwkJCQlyZWd1bGF0 b3ItaW5pdGlhbC1tb2RlID0gPDA+Owo+ICsJCQkJcmVndWxhdG9yLW92ZXItY3VycmVudC1wcm90 ZWN0aW9uOwo+ICsJCQl9Owo+ICsKPiArCQkJdjN2MzogYnVjazQgewo+ICsJCQkJcmVndWxhdG9y LW5hbWUgPSAidjN2MyI7Cj4gKwkJCQlyZWd1bGF0b3ItbWluLW1pY3Jvdm9sdCA9IDwzMzAwMDAw PjsKPiArCQkJCXJlZ3VsYXRvci1tYXgtbWljcm92b2x0ID0gPDMzMDAwMDA+Owo+ICsJCQkJcmVn dWxhdG9yLWFsd2F5cy1vbjsKPiArCQkJCXJlZ3VsYXRvci1vdmVyLWN1cnJlbnQtcHJvdGVjdGlv bjsKPiArCQkJCXJlZ3VsYXRvci1pbml0aWFsLW1vZGUgPSA8MD47Cj4gKwkJCX07Cj4gKwo+ICsJ CQl2ZGRhOiBsZG8xIHsKPiArCQkJCXJlZ3VsYXRvci1uYW1lID0gInZkZGEiOwo+ICsJCQkJcmVn dWxhdG9yLW1pbi1taWNyb3ZvbHQgPSA8MjkwMDAwMD47Cj4gKwkJCQlyZWd1bGF0b3ItbWF4LW1p Y3Jvdm9sdCA9IDwyOTAwMDAwPjsKPiArCQkJCWludGVycnVwdHMgPSA8SVRfQ1VSTElNX0xETzEg MD47Cj4gKwkJCQlpbnRlcnJ1cHQtcGFyZW50ID0gPCZwbWljPjsKPiArCQkJfTsKPiArCj4gKwkJ CXYydjg6IGxkbzIgewo+ICsJCQkJcmVndWxhdG9yLW5hbWUgPSAidjJ2OCI7Cj4gKwkJCQlyZWd1 bGF0b3ItbWluLW1pY3Jvdm9sdCA9IDwyODAwMDAwPjsKPiArCQkJCXJlZ3VsYXRvci1tYXgtbWlj cm92b2x0ID0gPDI4MDAwMDA+Owo+ICsJCQkJaW50ZXJydXB0cyA9IDxJVF9DVVJMSU1fTERPMiAw PjsKPiArCQkJCWludGVycnVwdC1wYXJlbnQgPSA8JnBtaWM+Owo+ICsJCQl9Owo+ICsKPiArCQkJ dnR0X2RkcjogbGRvMyB7Cj4gKwkJCQlyZWd1bGF0b3ItbmFtZSA9ICJ2dHRfZGRyIjsKPiArCQkJ CXJlZ3VsYXRvci1taW4tbWljcm92b2x0ID0gPDUwMDAwMD47Cj4gKwkJCQlyZWd1bGF0b3ItbWF4 LW1pY3Jvdm9sdCA9IDw3NTAwMDA+Owo+ICsJCQkJcmVndWxhdG9yLWFsd2F5cy1vbjsKPiArCQkJ CXJlZ3VsYXRvci1vdmVyLWN1cnJlbnQtcHJvdGVjdGlvbjsKPiArCQkJfTsKPiArCj4gKwkJCXZk ZF91c2I6IGxkbzQgewo+ICsJCQkJcmVndWxhdG9yLW5hbWUgPSAidmRkX3VzYiI7Cj4gKwkJCQly ZWd1bGF0b3ItbWluLW1pY3Jvdm9sdCA9IDwzMzAwMDAwPjsKPiArCQkJCXJlZ3VsYXRvci1tYXgt bWljcm92b2x0ID0gPDMzMDAwMDA+Owo+ICsJCQkJaW50ZXJydXB0cyA9IDxJVF9DVVJMSU1fTERP NCAwPjsKPiArCQkJCWludGVycnVwdC1wYXJlbnQgPSA8JnBtaWM+Owo+ICsJCQl9Owo+ICsKPiAr CQkJdmRkX3NkOiBsZG81IHsKPiArCQkJCXJlZ3VsYXRvci1uYW1lID0gInZkZF9zZCI7Cj4gKwkJ CQlyZWd1bGF0b3ItbWluLW1pY3Jvdm9sdCA9IDwyOTAwMDAwPjsKPiArCQkJCXJlZ3VsYXRvci1t YXgtbWljcm92b2x0ID0gPDI5MDAwMDA+Owo+ICsJCQkJaW50ZXJydXB0cyA9IDxJVF9DVVJMSU1f TERPNSAwPjsKPiArCQkJCWludGVycnVwdC1wYXJlbnQgPSA8JnBtaWM+Owo+ICsJCQkJcmVndWxh dG9yLWJvb3Qtb247Cj4gKwkJCX07Cj4gKwo+ICsJCQl2MXY4OiBsZG82IHsKPiArCQkJCXJlZ3Vs YXRvci1uYW1lID0gInYxdjgiOwo+ICsJCQkJcmVndWxhdG9yLW1pbi1taWNyb3ZvbHQgPSA8MTgw MDAwMD47Cj4gKwkJCQlyZWd1bGF0b3ItbWF4LW1pY3Jvdm9sdCA9IDwxODAwMDAwPjsKPiArCQkJ CWludGVycnVwdHMgPSA8SVRfQ1VSTElNX0xETzYgMD47Cj4gKwkJCQlpbnRlcnJ1cHQtcGFyZW50 ID0gPCZwbWljPjsKPiArCQkJCXJlZ3VsYXRvci1lbmFibGUtcmFtcC1kZWxheSA9IDwzMDAwMDA+ Owo+ICsJCQl9Owo+ICsKPiArCQkJdnJlZl9kZHI6IHZyZWZfZGRyIHsKPiArCQkJCXJlZ3VsYXRv ci1uYW1lID0gInZyZWZfZGRyIjsKPiArCQkJCXJlZ3VsYXRvci1hbHdheXMtb247Cj4gKwkJCQly ZWd1bGF0b3Itb3Zlci1jdXJyZW50LXByb3RlY3Rpb247Cj4gKwkJCX07Cj4gKwo+ICsJCQlic3Rf b3V0OiBib29zdCB7Cj4gKwkJCQlyZWd1bGF0b3ItbmFtZSA9ICJic3Rfb3V0IjsKPiArCQkJCWlu dGVycnVwdHMgPSA8SVRfT0NQX0JPT1NUIDA+Owo+ICsJCQkJaW50ZXJydXB0LXBhcmVudCA9IDwm cG1pYz47Cj4gKwkJCX07Cj4gKwo+ICsJCQl2YnVzX290ZzogcHdyX3N3MSB7Cj4gKwkJCQlyZWd1 bGF0b3ItbmFtZSA9ICJ2YnVzX290ZyI7Cj4gKwkJCQlpbnRlcnJ1cHRzID0gPElUX09DUF9PVEcg MD47Cj4gKwkJCQlpbnRlcnJ1cHQtcGFyZW50ID0gPCZwbWljPjsKPiArCQkJCXJlZ3VsYXRvci1h Y3RpdmUtZGlzY2hhcmdlOwo+ICsJCQl9Owo+ICsKPiArCQkJdmJ1c19zdzogcHdyX3N3MiB7Cj4g KwkJCQlyZWd1bGF0b3ItbmFtZSA9ICJ2YnVzX3N3IjsKPiArCQkJCWludGVycnVwdHMgPSA8SVRf T0NQX1NXT1VUIDA+Owo+ICsJCQkJaW50ZXJydXB0LXBhcmVudCA9IDwmcG1pYz47Cj4gKwkJCQly ZWd1bGF0b3ItYWN0aXZlLWRpc2NoYXJnZTsKPiArCQkJfTsKPiArCQl9Owo+ICsKPiArCQlvbmtl eSB7Cj4gKwkJCWNvbXBhdGlibGUgPSAic3Qsc3RwbWljMS1vbmtleSI7Cj4gKwkJCWludGVycnVw dHMgPSA8SVRfUE9OS0VZX0YgMD4sIDxJVF9QT05LRVlfUiAxPjsKPiArCQkJaW50ZXJydXB0LW5h bWVzID0gIm9ua2V5LWZhbGxpbmciLCAib25rZXktcmlzaW5nIjsKPiArCQkJc3RhdHVzID0gIm9r YXkiOwo+ICsJCX07Cj4gKwo+ICsJCXdhdGNoZG9nIHsKPiArCQkJY29tcGF0aWJsZSA9ICJzdCxz dHBtaWMxLXdkdCI7Cj4gKwkJCXN0YXR1cyA9ICJkaXNhYmxlZCI7Cj4gKwkJfTsKPiArCX07Cj4g K307Cj4gKwo+ICsmaXdkZzIgewo+ICsJdGltZW91dC1zZWMgPSA8MzI+Owo+ICsJc3RhdHVzID0g Im9rYXkiOwo+ICt9Owo+ICsKPiArJnJuZzEgewo+ICsJc3RhdHVzID0gIm9rYXkiOwo+ICt9Owo+ ICsKPiArJnJ0YyB7Cj4gKwlzdGF0dXMgPSAib2theSI7Cj4gK307Cj4gKwo+ICsmc2RtbWMxIHsK PiArCXBpbmN0cmwtbmFtZXMgPSAiZGVmYXVsdCIsICJvcGVuZHJhaW4iLCAic2xlZXAiOwo+ICsJ cGluY3RybC0wID0gPCZzZG1tYzFfYjRfcGluc19hICZzZG1tYzFfZGlyX3BpbnNfYT47Cj4gKwlw aW5jdHJsLTEgPSA8JnNkbW1jMV9iNF9vZF9waW5zX2E+Owo+ICsJcGluY3RybC0yID0gPCZzZG1t YzFfYjRfc2xlZXBfcGluc19hPjsKPiArCWJyb2tlbi1jZDsKPiArCXN0LHNpZy1kaXI7Cj4gKwlz dCxuZWctZWRnZTsKPiArCXN0LHVzZS1ja2luOwo+ICsJYnVzLXdpZHRoID0gPDQ+Owo+ICsJdm1t Yy1zdXBwbHkgPSA8JnZkZF9zZD47Cj4gKwlzdGF0dXMgPSAib2theSI7Cj4gK307Cj4gKwo+ICsm dWFydDQgewo+ICsJLyogT24gTG93IHNwZWVkIGV4cGFuc2lvbiBoZWFkZXIgKi8KPiArCWxhYmVs ID0gIkxTLVVBUlQxIjsKPiArCXBpbmN0cmwtbmFtZXMgPSAiZGVmYXVsdCI7Cj4gKwlwaW5jdHJs LTAgPSA8JnVhcnQ0X3BpbnNfYj47Cj4gKwlzdGF0dXMgPSAib2theSI7Cj4gK307Cj4gKwo+ICsm dWFydDcgewo+ICsJLyogT24gTG93IHNwZWVkIGV4cGFuc2lvbiBoZWFkZXIgKi8KPiArCWxhYmVs ID0gIkxTLVVBUlQwIjsKPiArCXBpbmN0cmwtbmFtZXMgPSAiZGVmYXVsdCI7Cj4gKwlwaW5jdHJs LTAgPSA8JnVhcnQ3X3BpbnNfYT47Cj4gKwlzdGF0dXMgPSAib2theSI7Cj4gK307Cj4gCgpfX19f X19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fXwpsaW51eC1hcm0ta2Vy bmVsIG1haWxpbmcgbGlzdApsaW51eC1hcm0ta2VybmVsQGxpc3RzLmluZnJhZGVhZC5vcmcKaHR0 cDovL2xpc3RzLmluZnJhZGVhZC5vcmcvbWFpbG1hbi9saXN0aW5mby9saW51eC1hcm0ta2VybmVs Cg==