From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id DA9D1C43217 for ; Sun, 5 Dec 2021 16:57:12 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S236129AbhLERAh (ORCPT ); Sun, 5 Dec 2021 12:00:37 -0500 Received: from smtp-relay-internal-1.canonical.com ([185.125.188.123]:56762 "EHLO smtp-relay-internal-1.canonical.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S236114AbhLERAg (ORCPT ); Sun, 5 Dec 2021 12:00:36 -0500 Received: from mail-lj1-f200.google.com (mail-lj1-f200.google.com [209.85.208.200]) (using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits) key-exchange X25519 server-signature RSA-PSS (2048 bits) server-digest SHA256) (No client certificate requested) by smtp-relay-internal-1.canonical.com (Postfix) with ESMTPS id 53A4E3F1EF for ; Sun, 5 Dec 2021 16:57:08 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=canonical.com; s=20210705; t=1638723428; bh=nSLKlIsCiPB42ckUpSHy4pa9flxMtR9ISD15kq5k0zw=; h=Message-ID:Date:MIME-Version:Subject:To:Cc:References:From: In-Reply-To:Content-Type; b=wObLa1Z9dtJmS0BrAYQGwqGIx2krmbs2R/7nJt+Ut93juJMvFfl92joYnYZNCo+AE 9bKG9nkO6jRn0IvRZquly4TI38ck4X3dTzf4EskxOzXqV0p8oTOk6zZspOO7mcZpt8 kDbP6nqZ4pDHaeEf2gfvBtSzLq3lOALMsGs9uSTb71FocRRAwYwW2AUpnRmICn0SUi JFnSJOKd+MPFciFQB7Sr3pq9yo9SjlliPl6jG5nxTQGfRzI865QkYzU2/WSlggak1e xOKPPRy8fd0qod7783ndDAXsEkrSa4nA5qNOK5flx+QkFfzOu2uIFquoaYJQ6QWC1/ 5pylpf71u68KA== Received: by mail-lj1-f200.google.com with SMTP id 2-20020a2e0902000000b00218c22336abso2938674ljj.0 for ; Sun, 05 Dec 2021 08:57:08 -0800 (PST) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=x-gm-message-state:message-id:date:mime-version:user-agent:subject :content-language:to:cc:references:from:in-reply-to :content-transfer-encoding; bh=nSLKlIsCiPB42ckUpSHy4pa9flxMtR9ISD15kq5k0zw=; b=DIynFhXOLKhhAjGZS+TJ8PKybd/QXk8y2VRk+NdDpPrUu427D+14EYzsgeTxrn0S0U IDS9RiJdfYm/5Tj6WBCAfSQz8oo6E+AgbYN5j4mr4Yh174+iD4R3ficCyMnvIukGjwLE uNgSvbqMmxKIPQqpGOUYN3KcoScEQajgXV2aTVY1zlToydxU+Rz4BxVIUIDuMSlYDKsI GLksASm914xVFsxHchlIyleDqGCCMLiLx0/JLxl/C1gNBWXMpSkyEwXcx5NewKVaEwpZ z/4LG4YWpI1qtYZi5gcfa2CJNz8nltRxsXswA0Lex7QYXxyO/FrK79DHRaZUW3OR0OqR tcOg== X-Gm-Message-State: AOAM53345xGGDGLEhJsAxp9hf7qwsiXYVnjygVNxBlUl4P7Sud8ZH4/D MuIavNkKaZ4zdc0lgd+SDJ42QUPrh/9MwIc0MT3laKm5Fvy9bhNUpxvBY4GmnuEfbEKElq428xw F7T6EEoLDJVhEJSSzNxSgqsbTSZoM/a76/KAb7kS2JQ== X-Received: by 2002:a05:651c:1411:: with SMTP id u17mr30781239lje.483.1638723427208; Sun, 05 Dec 2021 08:57:07 -0800 (PST) X-Google-Smtp-Source: ABdhPJyQ00TJdes4mjN9ik7dFbBvXF8Oz+ThyEv0Bpp/XOTHSh59puJh3JzjeswV38YgZSFM8Mwq6A== X-Received: by 2002:a05:651c:1411:: with SMTP id u17mr30781214lje.483.1638723426928; Sun, 05 Dec 2021 08:57:06 -0800 (PST) Received: from [192.168.3.67] (89-77-68-124.dynamic.chello.pl. [89.77.68.124]) by smtp.gmail.com with ESMTPSA id q26sm1117465lfa.203.2021.12.05.08.57.06 (version=TLS1_3 cipher=TLS_AES_128_GCM_SHA256 bits=128/128); Sun, 05 Dec 2021 08:57:06 -0800 (PST) Message-ID: <8518adaf-fa07-c17a-5618-5c0359cf5bff@canonical.com> Date: Sun, 5 Dec 2021 17:57:05 +0100 MIME-Version: 1.0 User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:91.0) Gecko/20100101 Thunderbird/91.3.1 Subject: Re: [PATCH 4/6] clk: samsung: Add initial Exynos7885 clock driver Content-Language: en-US To: David Virag Cc: Rob Herring , Sylwester Nawrocki , Tomasz Figa , Chanwoo Choi , Michael Turquette , Stephen Boyd , linux-arm-kernel@lists.infradead.org, linux-samsung-soc@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-clk@vger.kernel.org References: <20211205153302.76418-1-virag.david003@gmail.com> <20211205153302.76418-5-virag.david003@gmail.com> From: Krzysztof Kozlowski In-Reply-To: <20211205153302.76418-5-virag.david003@gmail.com> Content-Type: text/plain; charset=UTF-8 Content-Transfer-Encoding: 8bit Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On 05/12/2021 16:32, David Virag wrote: > This is an initial implementation adding basic clocks, such as UART, > USI, I2C, WDT, ect. and their parent clocks. It is heavily based on the > Exynos850 clock driver at 'drivers/clk/samsung/clk-exynos850.c' which > was made by Sam Protsenko, thus the copyright and author lines were > kept. > > Bus clocks are enabled by default as well to avoid hangs while trying to > access CMU registers. > > Only the parts of CMU_TOP needed for CMU_CORE and CMU_PERI, a bit of > CMU_CORE, and most of CMU_PERI is implemented as of now. > > Signed-off-by: David Virag > --- > drivers/clk/samsung/Makefile | 1 + > drivers/clk/samsung/clk-exynos7885.c | 680 +++++++++++++++++++++++++++ > 2 files changed, 681 insertions(+) > create mode 100644 drivers/clk/samsung/clk-exynos7885.c > > diff --git a/drivers/clk/samsung/Makefile b/drivers/clk/samsung/Makefile > index c46cf11e4d0b..149258b232a9 100644 > --- a/drivers/clk/samsung/Makefile > +++ b/drivers/clk/samsung/Makefile > @@ -18,6 +18,7 @@ obj-$(CONFIG_EXYNOS_AUDSS_CLK_CON) += clk-exynos-audss.o > obj-$(CONFIG_EXYNOS_CLKOUT) += clk-exynos-clkout.o > obj-$(CONFIG_EXYNOS_ARM64_COMMON_CLK) += clk-exynos7.o > obj-$(CONFIG_EXYNOS_ARM64_COMMON_CLK) += clk-exynos850.o > +obj-$(CONFIG_EXYNOS_ARM64_COMMON_CLK) += clk-exynos7885.o > obj-$(CONFIG_S3C2410_COMMON_CLK)+= clk-s3c2410.o > obj-$(CONFIG_S3C2410_COMMON_DCLK)+= clk-s3c2410-dclk.o > obj-$(CONFIG_S3C2412_COMMON_CLK)+= clk-s3c2412.o > diff --git a/drivers/clk/samsung/clk-exynos7885.c b/drivers/clk/samsung/clk-exynos7885.c > new file mode 100644 > index 000000000000..088f36e64609 > --- /dev/null > +++ b/drivers/clk/samsung/clk-exynos7885.c > @@ -0,0 +1,680 @@ > +// SPDX-License-Identifier: GPL-2.0-only > +/* > + * Copyright (C) 2021 Linaro Ltd. > + * Copyright (C) 2021 Dávid Virág > + * Author: Sam Protsenko > + * Author: Dávid Virág > + * > + * Common Clock Framework support for Exynos7885 SoC. > + */ > + > +#include > +#include > +#include > +#include > +#include > +#include > + > +#include > + > +#include "clk.h" > + > +/* Gate register bits */ > +#define GATE_MANUAL BIT(20) > +#define GATE_ENABLE_HWACG BIT(28) > + > +/* Gate register offsets range */ > +#define GATE_OFF_START 0x2000 > +#define GATE_OFF_END 0x2fff > + > +/** > + * exynos7885_init_clocks - Set clocks initial configuration > + * @np: CMU device tree node with "reg" property (CMU addr) > + * @reg_offs: Register offsets array for clocks to init > + * @reg_offs_len: Number of register offsets in reg_offs array > + * > + * Set manual control mode for all gate clocks. > + */ > +static void __init exynos7885_init_clocks(struct device_node *np, > + const unsigned long *reg_offs, size_t reg_offs_len) > +{ > + void __iomem *reg_base; > + size_t i; > + > + reg_base = of_iomap(np, 0); > + if (!reg_base) > + panic("%s: failed to map registers\n", __func__); > + > + for (i = 0; i < reg_offs_len; ++i) { > + void __iomem *reg = reg_base + reg_offs[i]; > + u32 val; > + > + /* Modify only gate clock registers */ > + if (reg_offs[i] < GATE_OFF_START || reg_offs[i] > GATE_OFF_END) > + continue; > + > + val = readl(reg); > + val |= GATE_MANUAL; > + val &= ~GATE_ENABLE_HWACG; > + writel(val, reg); > + } > + > + iounmap(reg_base); > +} > + > +/** > + * exynos7885_register_cmu - Register specified Exynos7885 CMU domain > + * @dev: Device object; may be NULL if this function is not being > + * called from platform driver probe function > + * @np: CMU device tree node > + * @cmu: CMU data > + * > + * Register specified CMU domain, which includes next steps: > + * > + * 1. Enable parent clock of @cmu CMU > + * 2. Set initial registers configuration for @cmu CMU clocks > + * 3. Register @cmu CMU clocks using Samsung clock framework API > + */ > +static void __init exynos7885_register_cmu(struct device *dev, > + struct device_node *np, const struct samsung_cmu_info *cmu) > +{ > + /* Keep CMU parent clock running (needed for CMU registers access) */ > + if (cmu->clk_name) { > + struct clk *parent_clk; > + > + if (dev) > + parent_clk = clk_get(dev, cmu->clk_name); > + else > + parent_clk = of_clk_get_by_name(np, cmu->clk_name); > + > + if (IS_ERR(parent_clk)) { > + pr_err("%s: could not find bus clock %s; err = %ld\n", > + __func__, cmu->clk_name, PTR_ERR(parent_clk)); > + } else { > + clk_prepare_enable(parent_clk); > + } > + } > + > + exynos7885_init_clocks(np, cmu->clk_regs, cmu->nr_clk_regs); > + samsung_cmu_register_one(np, cmu); > +} All this looks exactly the same as Exynos850, so this should be shared. Could be a new file - clk-exynos-arm64.c > + > +/* ---- CMU_TOP ------------------------------------------------------------- */ > + > +/* Register Offset definitions for CMU_TOP (0x12060000) */ > +#define PLL_LOCKTIME_PLL_SHARED0 0x0000 > +#define PLL_LOCKTIME_PLL_SHARED1 0x0004 > +#define PLL_CON0_PLL_SHARED0 0x0100 > +#define PLL_CON0_PLL_SHARED1 0x0120 > +#define CLK_CON_MUX_MUX_CLKCMU_CORE_BUS 0x1014 > +#define CLK_CON_MUX_MUX_CLKCMU_CORE_CCI 0x1018 > +#define CLK_CON_MUX_MUX_CLKCMU_CORE_G3D 0x101c > +#define CLK_CON_MUX_MUX_CLKCMU_PERI_BUS 0x1058 > +#define CLK_CON_MUX_MUX_CLKCMU_PERI_SPI0 0x105c > +#define CLK_CON_MUX_MUX_CLKCMU_PERI_SPI1 0x1060 > +#define CLK_CON_MUX_MUX_CLKCMU_PERI_UART0 0x1064 > +#define CLK_CON_MUX_MUX_CLKCMU_PERI_UART1 0x1068 > +#define CLK_CON_MUX_MUX_CLKCMU_PERI_UART2 0x106c > +#define CLK_CON_MUX_MUX_CLKCMU_PERI_USI0 0x1070 > +#define CLK_CON_MUX_MUX_CLKCMU_PERI_USI1 0x1074 > +#define CLK_CON_MUX_MUX_CLKCMU_PERI_USI2 0x1078 > +#define CLK_CON_DIV_CLKCMU_CORE_BUS 0x181c > +#define CLK_CON_DIV_CLKCMU_CORE_CCI 0x1820 > +#define CLK_CON_DIV_CLKCMU_CORE_G3D 0x1824 > +#define CLK_CON_DIV_CLKCMU_PERI_BUS 0x1874 > +#define CLK_CON_DIV_CLKCMU_PERI_SPI0 0x1878 > +#define CLK_CON_DIV_CLKCMU_PERI_SPI1 0x187c > +#define CLK_CON_DIV_CLKCMU_PERI_UART0 0x1880 > +#define CLK_CON_DIV_CLKCMU_PERI_UART1 0x1884 > +#define CLK_CON_DIV_CLKCMU_PERI_UART2 0x1888 > +#define CLK_CON_DIV_CLKCMU_PERI_USI0 0x188c > +#define CLK_CON_DIV_CLKCMU_PERI_USI1 0x1890 > +#define CLK_CON_DIV_CLKCMU_PERI_USI2 0x1894 > +#define CLK_CON_DIV_PLL_SHARED0_DIV2 0x189c > +#define CLK_CON_DIV_PLL_SHARED0_DIV3 0x18a0 > +#define CLK_CON_DIV_PLL_SHARED0_DIV4 0x18a4 > +#define CLK_CON_DIV_PLL_SHARED0_DIV5 0x18a8 > +#define CLK_CON_DIV_PLL_SHARED1_DIV2 0x18ac > +#define CLK_CON_DIV_PLL_SHARED1_DIV3 0x18b0 > +#define CLK_CON_DIV_PLL_SHARED1_DIV4 0x18b4 > +#define CLK_CON_GAT_GATE_CLKCMUC_PERI_UART1 0x2004 > +#define CLK_CON_GAT_GATE_CLKCMU_CORE_BUS 0x201c > +#define CLK_CON_GAT_GATE_CLKCMU_CORE_CCI 0x2020 > +#define CLK_CON_GAT_GATE_CLKCMU_CORE_G3D 0x2024 > +#define CLK_CON_GAT_GATE_CLKCMU_PERI_BUS 0x207c > +#define CLK_CON_GAT_GATE_CLKCMU_PERI_SPI0 0x2080 > +#define CLK_CON_GAT_GATE_CLKCMU_PERI_SPI1 0x2084 > +#define CLK_CON_GAT_GATE_CLKCMU_PERI_UART0 0x2088 > +#define CLK_CON_GAT_GATE_CLKCMU_PERI_UART2 0x208c > +#define CLK_CON_GAT_GATE_CLKCMU_PERI_USI0 0x2090 > +#define CLK_CON_GAT_GATE_CLKCMU_PERI_USI1 0x2094 > +#define CLK_CON_GAT_GATE_CLKCMU_PERI_USI2 0x2098 > + > +static const unsigned long top_clk_regs[] __initconst = { > + PLL_LOCKTIME_PLL_SHARED0, > + PLL_LOCKTIME_PLL_SHARED1, > + PLL_CON0_PLL_SHARED0, > + PLL_CON0_PLL_SHARED1, > + CLK_CON_MUX_MUX_CLKCMU_CORE_BUS, > + CLK_CON_MUX_MUX_CLKCMU_CORE_CCI, > + CLK_CON_MUX_MUX_CLKCMU_CORE_G3D, > + CLK_CON_MUX_MUX_CLKCMU_PERI_BUS, > + CLK_CON_MUX_MUX_CLKCMU_PERI_SPI0, > + CLK_CON_MUX_MUX_CLKCMU_PERI_SPI1, > + CLK_CON_MUX_MUX_CLKCMU_PERI_UART0, > + CLK_CON_MUX_MUX_CLKCMU_PERI_UART1, > + CLK_CON_MUX_MUX_CLKCMU_PERI_UART2, > + CLK_CON_MUX_MUX_CLKCMU_PERI_USI0, > + CLK_CON_MUX_MUX_CLKCMU_PERI_USI1, > + CLK_CON_MUX_MUX_CLKCMU_PERI_USI2, > + CLK_CON_DIV_CLKCMU_CORE_BUS, > + CLK_CON_DIV_CLKCMU_CORE_CCI, > + CLK_CON_DIV_CLKCMU_CORE_G3D, > + CLK_CON_DIV_CLKCMU_PERI_BUS, > + CLK_CON_DIV_CLKCMU_PERI_SPI0, > + CLK_CON_DIV_CLKCMU_PERI_SPI1, > + CLK_CON_DIV_CLKCMU_PERI_UART0, > + CLK_CON_DIV_CLKCMU_PERI_UART1, > + CLK_CON_DIV_CLKCMU_PERI_UART2, > + CLK_CON_DIV_CLKCMU_PERI_USI0, > + CLK_CON_DIV_CLKCMU_PERI_USI1, > + CLK_CON_DIV_CLKCMU_PERI_USI2, > + CLK_CON_DIV_PLL_SHARED0_DIV2, > + CLK_CON_DIV_PLL_SHARED0_DIV3, > + CLK_CON_DIV_PLL_SHARED0_DIV4, > + CLK_CON_DIV_PLL_SHARED0_DIV5, > + CLK_CON_DIV_PLL_SHARED1_DIV2, > + CLK_CON_DIV_PLL_SHARED1_DIV3, > + CLK_CON_DIV_PLL_SHARED1_DIV4, > + CLK_CON_GAT_GATE_CLKCMUC_PERI_UART1, > + CLK_CON_GAT_GATE_CLKCMU_CORE_BUS, > + CLK_CON_GAT_GATE_CLKCMU_CORE_CCI, > + CLK_CON_GAT_GATE_CLKCMU_CORE_G3D, > + CLK_CON_GAT_GATE_CLKCMU_PERI_BUS, > + CLK_CON_GAT_GATE_CLKCMU_PERI_SPI0, > + CLK_CON_GAT_GATE_CLKCMU_PERI_SPI1, > + CLK_CON_GAT_GATE_CLKCMU_PERI_UART0, > + CLK_CON_GAT_GATE_CLKCMU_PERI_UART2, > + CLK_CON_GAT_GATE_CLKCMU_PERI_USI0, > + CLK_CON_GAT_GATE_CLKCMU_PERI_USI1, > + CLK_CON_GAT_GATE_CLKCMU_PERI_USI2, > +}; > + > +static const struct samsung_pll_clock top_pll_clks[] __initconst = { > + PLL(pll_1417x, CLK_FOUT_SHARED0_PLL, "fout_shared0_pll", "oscclk", > + PLL_LOCKTIME_PLL_SHARED0, PLL_CON0_PLL_SHARED0, > + NULL), > + PLL(pll_1417x, CLK_FOUT_SHARED1_PLL, "fout_shared1_pll", "oscclk", > + PLL_LOCKTIME_PLL_SHARED1, PLL_CON0_PLL_SHARED1, > + NULL), > +}; > + > +/* List of parent clocks for Muxes in CMU_TOP: for CMU_CORE */ > +PNAME(mout_core_bus_p) = { "dout_shared0_div2", "dout_shared1_div2", > + "dout_shared0_div3", "dout_shared0_div3" }; > +PNAME(mout_core_cci_p) = { "dout_shared0_div2", "dout_shared1_div2", > + "dout_shared0_div3", "dout_shared0_div3" }; > +PNAME(mout_core_g3d_p) = { "dout_shared0_div2", "dout_shared1_div2", > + "dout_shared0_div3", "dout_shared0_div3" }; > + > +/* List of parent clocks for Muxes in CMU_TOP: for CMU_PERI */ > +PNAME(mout_peri_bus_p) = { "dout_shared0_div4", "dout_shared1_div4" }; > +PNAME(mout_peri_spi0_p) = { "oscclk", "dout_shared0_div4" }; > +PNAME(mout_peri_spi1_p) = { "oscclk", "dout_shared0_div4" }; > +PNAME(mout_peri_uart0_p) = { "oscclk", "dout_shared0_div4" }; > +PNAME(mout_peri_uart1_p) = { "oscclk", "dout_shared0_div4" }; > +PNAME(mout_peri_uart2_p) = { "oscclk", "dout_shared0_div4" }; > +PNAME(mout_peri_usi0_p) = { "oscclk", "dout_shared0_div4" }; > +PNAME(mout_peri_usi1_p) = { "oscclk", "dout_shared0_div4" }; > +PNAME(mout_peri_usi2_p) = { "oscclk", "dout_shared0_div4" }; > + > + No need for double line break. Best regards, Krzysztof From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id 10327C433F5 for ; Sun, 5 Dec 2021 16:59:40 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20210309; h=Sender: Content-Transfer-Encoding:Content-Type:List-Subscribe:List-Help:List-Post: List-Archive:List-Unsubscribe:List-Id:In-Reply-To:From:References:Cc:To: Subject:MIME-Version:Date:Message-ID:Reply-To:Content-ID:Content-Description: Resent-Date:Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID: List-Owner; bh=vtZ0w2X2jp34XgInLwlR6MU3E97EDLFM2tkbc+o1PDI=; b=OF7ul2YgFhNLkJ 8gcePtxsPc3Z1Mw7lkMzT6RXj+gCgRKoBujamLjBo/TgYxj3obRiaxKoPZrQyvslfLDXwfsD03bh8 0l4lpWTr0QHwutyxDlECeN8hCDDwfo2TfE1Qw5lzOpiYtcLP2zXhxnEk8PdxVFSZWIaHx8B4WzDHv JruO947GRfFIWh9o9FaV38pj5lWo9CsbSZ30s1R+O/iWZbStEfHzNoBialENExJ9yFxj94GgVIcaj 2DgRIEpw4gi+WVjAFe3sGUBPkq9qgNWWX6CzsMhtJDU4nPtBR84SzsuAOUtIwj18XwEdtriLuJTm6 0tvEZKrrSr4K2iLtgmEg==; Received: from localhost ([::1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.94.2 #2 (Red Hat Linux)) id 1mtup9-001k7L-6m; Sun, 05 Dec 2021 16:57:15 +0000 Received: from smtp-relay-internal-1.canonical.com ([185.125.188.123]) by bombadil.infradead.org with esmtps (Exim 4.94.2 #2 (Red Hat Linux)) id 1mtup4-001k6f-E5 for linux-arm-kernel@lists.infradead.org; Sun, 05 Dec 2021 16:57:12 +0000 Received: from mail-lf1-f72.google.com (mail-lf1-f72.google.com [209.85.167.72]) (using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits) key-exchange X25519 server-signature RSA-PSS (2048 bits) server-digest SHA256) (No client certificate requested) by smtp-relay-internal-1.canonical.com (Postfix) with ESMTPS id 524183F1D7 for ; Sun, 5 Dec 2021 16:57:08 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=canonical.com; s=20210705; t=1638723428; bh=nSLKlIsCiPB42ckUpSHy4pa9flxMtR9ISD15kq5k0zw=; h=Message-ID:Date:MIME-Version:Subject:To:Cc:References:From: In-Reply-To:Content-Type; b=wObLa1Z9dtJmS0BrAYQGwqGIx2krmbs2R/7nJt+Ut93juJMvFfl92joYnYZNCo+AE 9bKG9nkO6jRn0IvRZquly4TI38ck4X3dTzf4EskxOzXqV0p8oTOk6zZspOO7mcZpt8 kDbP6nqZ4pDHaeEf2gfvBtSzLq3lOALMsGs9uSTb71FocRRAwYwW2AUpnRmICn0SUi JFnSJOKd+MPFciFQB7Sr3pq9yo9SjlliPl6jG5nxTQGfRzI865QkYzU2/WSlggak1e xOKPPRy8fd0qod7783ndDAXsEkrSa4nA5qNOK5flx+QkFfzOu2uIFquoaYJQ6QWC1/ 5pylpf71u68KA== Received: by mail-lf1-f72.google.com with SMTP id h40-20020a0565123ca800b00402514d959fso2705218lfv.7 for ; Sun, 05 Dec 2021 08:57:08 -0800 (PST) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=x-gm-message-state:message-id:date:mime-version:user-agent:subject :content-language:to:cc:references:from:in-reply-to :content-transfer-encoding; bh=nSLKlIsCiPB42ckUpSHy4pa9flxMtR9ISD15kq5k0zw=; b=L8rlENhVJhD2C7+eQl3QaBKn7vdkPQlmkEzMg1DvL5RfZYFvjkA1Za6FxxAcQvPm+H nY1rc5GXXUm24LzHz8ZVyjrxJk7bnx+vIvH8alfiVt04BelYtsN24KJBKbOTtKAaUMPF bp40M8uBXOB2s9Tr7/n7NjEU7s6ZiGhGWt/jQQbf5AKUIJf7LjpVwWa9FIBYwfbu8Vid 2JPnNshGyqmnxGI0iIr0GnuHJ3Ah4NklqNgA2AmWFUBLWOV33DHPV0R09ffbdnAZ/G2c 59SaYK1nD5yYDeFIEP0E/dO+vplboFhp2NXP51foOVuCbQX66AAElzDidJIX+YfIpMYe ZqZg== X-Gm-Message-State: AOAM530IAv8v0VGpClEIM4AAnOhVOqTloGhTyfAZSN7dHXhyA55oIxdl AkpbaFpnSMJ/CCa2CXqyqgpNoT9hBl43d2PCveRsO5Rg37ovMct6zUJhoDIMhboifzn2QSTGIKG iCSkNG/Vbt4NnKPlOScsvtYk3tdQ311XcMMtcvzhvpvGAabaMBuBl X-Received: by 2002:a05:651c:1411:: with SMTP id u17mr30781236lje.483.1638723427180; Sun, 05 Dec 2021 08:57:07 -0800 (PST) X-Google-Smtp-Source: ABdhPJyQ00TJdes4mjN9ik7dFbBvXF8Oz+ThyEv0Bpp/XOTHSh59puJh3JzjeswV38YgZSFM8Mwq6A== X-Received: by 2002:a05:651c:1411:: with SMTP id u17mr30781214lje.483.1638723426928; Sun, 05 Dec 2021 08:57:06 -0800 (PST) Received: from [192.168.3.67] (89-77-68-124.dynamic.chello.pl. [89.77.68.124]) by smtp.gmail.com with ESMTPSA id q26sm1117465lfa.203.2021.12.05.08.57.06 (version=TLS1_3 cipher=TLS_AES_128_GCM_SHA256 bits=128/128); Sun, 05 Dec 2021 08:57:06 -0800 (PST) Message-ID: <8518adaf-fa07-c17a-5618-5c0359cf5bff@canonical.com> Date: Sun, 5 Dec 2021 17:57:05 +0100 MIME-Version: 1.0 User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:91.0) Gecko/20100101 Thunderbird/91.3.1 Subject: Re: [PATCH 4/6] clk: samsung: Add initial Exynos7885 clock driver Content-Language: en-US To: David Virag Cc: Rob Herring , Sylwester Nawrocki , Tomasz Figa , Chanwoo Choi , Michael Turquette , Stephen Boyd , linux-arm-kernel@lists.infradead.org, linux-samsung-soc@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-clk@vger.kernel.org References: <20211205153302.76418-1-virag.david003@gmail.com> <20211205153302.76418-5-virag.david003@gmail.com> From: Krzysztof Kozlowski In-Reply-To: <20211205153302.76418-5-virag.david003@gmail.com> X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20211205_085710_932368_3DC959CA X-CRM114-Status: GOOD ( 34.18 ) X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.34 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: base64 Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org T24gMDUvMTIvMjAyMSAxNjozMiwgRGF2aWQgVmlyYWcgd3JvdGU6Cj4gVGhpcyBpcyBhbiBpbml0 aWFsIGltcGxlbWVudGF0aW9uIGFkZGluZyBiYXNpYyBjbG9ja3MsIHN1Y2ggYXMgVUFSVCwKPiBV U0ksIEkyQywgV0RULCBlY3QuIGFuZCB0aGVpciBwYXJlbnQgY2xvY2tzLiBJdCBpcyBoZWF2aWx5 IGJhc2VkIG9uIHRoZQo+IEV4eW5vczg1MCBjbG9jayBkcml2ZXIgYXQgJ2RyaXZlcnMvY2xrL3Nh bXN1bmcvY2xrLWV4eW5vczg1MC5jJyB3aGljaAo+IHdhcyBtYWRlIGJ5IFNhbSBQcm90c2Vua28s IHRodXMgdGhlIGNvcHlyaWdodCBhbmQgYXV0aG9yIGxpbmVzIHdlcmUKPiBrZXB0Lgo+IAo+IEJ1 cyBjbG9ja3MgYXJlIGVuYWJsZWQgYnkgZGVmYXVsdCBhcyB3ZWxsIHRvIGF2b2lkIGhhbmdzIHdo aWxlIHRyeWluZyB0bwo+IGFjY2VzcyBDTVUgcmVnaXN0ZXJzLgo+IAo+IE9ubHkgdGhlIHBhcnRz IG9mIENNVV9UT1AgbmVlZGVkIGZvciBDTVVfQ09SRSBhbmQgQ01VX1BFUkksIGEgYml0IG9mCj4g Q01VX0NPUkUsIGFuZCBtb3N0IG9mIENNVV9QRVJJIGlzIGltcGxlbWVudGVkIGFzIG9mIG5vdy4K PiAKPiBTaWduZWQtb2ZmLWJ5OiBEYXZpZCBWaXJhZyA8dmlyYWcuZGF2aWQwMDNAZ21haWwuY29t Pgo+IC0tLQo+ICBkcml2ZXJzL2Nsay9zYW1zdW5nL01ha2VmaWxlICAgICAgICAgfCAgIDEgKwo+ ICBkcml2ZXJzL2Nsay9zYW1zdW5nL2Nsay1leHlub3M3ODg1LmMgfCA2ODAgKysrKysrKysrKysr KysrKysrKysrKysrKysrCj4gIDIgZmlsZXMgY2hhbmdlZCwgNjgxIGluc2VydGlvbnMoKykKPiAg Y3JlYXRlIG1vZGUgMTAwNjQ0IGRyaXZlcnMvY2xrL3NhbXN1bmcvY2xrLWV4eW5vczc4ODUuYwo+ IAo+IGRpZmYgLS1naXQgYS9kcml2ZXJzL2Nsay9zYW1zdW5nL01ha2VmaWxlIGIvZHJpdmVycy9j bGsvc2Ftc3VuZy9NYWtlZmlsZQo+IGluZGV4IGM0NmNmMTFlNGQwYi4uMTQ5MjU4YjIzMmE5IDEw MDY0NAo+IC0tLSBhL2RyaXZlcnMvY2xrL3NhbXN1bmcvTWFrZWZpbGUKPiArKysgYi9kcml2ZXJz L2Nsay9zYW1zdW5nL01ha2VmaWxlCj4gQEAgLTE4LDYgKzE4LDcgQEAgb2JqLSQoQ09ORklHX0VY WU5PU19BVURTU19DTEtfQ09OKSArPSBjbGstZXh5bm9zLWF1ZHNzLm8KPiAgb2JqLSQoQ09ORklH X0VYWU5PU19DTEtPVVQpCSs9IGNsay1leHlub3MtY2xrb3V0Lm8KPiAgb2JqLSQoQ09ORklHX0VY WU5PU19BUk02NF9DT01NT05fQ0xLKQkrPSBjbGstZXh5bm9zNy5vCj4gIG9iai0kKENPTkZJR19F WFlOT1NfQVJNNjRfQ09NTU9OX0NMSykJKz0gY2xrLWV4eW5vczg1MC5vCj4gK29iai0kKENPTkZJ R19FWFlOT1NfQVJNNjRfQ09NTU9OX0NMSykJKz0gY2xrLWV4eW5vczc4ODUubwo+ICBvYmotJChD T05GSUdfUzNDMjQxMF9DT01NT05fQ0xLKSs9IGNsay1zM2MyNDEwLm8KPiAgb2JqLSQoQ09ORklH X1MzQzI0MTBfQ09NTU9OX0RDTEspKz0gY2xrLXMzYzI0MTAtZGNsay5vCj4gIG9iai0kKENPTkZJ R19TM0MyNDEyX0NPTU1PTl9DTEspKz0gY2xrLXMzYzI0MTIubwo+IGRpZmYgLS1naXQgYS9kcml2 ZXJzL2Nsay9zYW1zdW5nL2Nsay1leHlub3M3ODg1LmMgYi9kcml2ZXJzL2Nsay9zYW1zdW5nL2Ns ay1leHlub3M3ODg1LmMKPiBuZXcgZmlsZSBtb2RlIDEwMDY0NAo+IGluZGV4IDAwMDAwMDAwMDAw MC4uMDg4ZjM2ZTY0NjA5Cj4gLS0tIC9kZXYvbnVsbAo+ICsrKyBiL2RyaXZlcnMvY2xrL3NhbXN1 bmcvY2xrLWV4eW5vczc4ODUuYwo+IEBAIC0wLDAgKzEsNjgwIEBACj4gKy8vIFNQRFgtTGljZW5z ZS1JZGVudGlmaWVyOiBHUEwtMi4wLW9ubHkKPiArLyoKPiArICogQ29weXJpZ2h0IChDKSAyMDIx IExpbmFybyBMdGQuCj4gKyAqIENvcHlyaWdodCAoQykgMjAyMSBEw6F2aWQgVmlyw6FnIDx2aXJh Zy5kYXZpZDAwM0BnbWFpbC5jb20+Cj4gKyAqIEF1dGhvcjogU2FtIFByb3RzZW5rbyA8c2VtZW4u cHJvdHNlbmtvQGxpbmFyby5vcmc+Cj4gKyAqIEF1dGhvcjogRMOhdmlkIFZpcsOhZyA8dmlyYWcu ZGF2aWQwMDNAZ21haWwuY29tPgo+ICsgKgo+ICsgKiBDb21tb24gQ2xvY2sgRnJhbWV3b3JrIHN1 cHBvcnQgZm9yIEV4eW5vczc4ODUgU29DLgo+ICsgKi8KPiArCj4gKyNpbmNsdWRlIDxsaW51eC9j bGsuaD4KPiArI2luY2x1ZGUgPGxpbnV4L2Nsay1wcm92aWRlci5oPgo+ICsjaW5jbHVkZSA8bGlu dXgvb2YuaD4KPiArI2luY2x1ZGUgPGxpbnV4L29mX2FkZHJlc3MuaD4KPiArI2luY2x1ZGUgPGxp bnV4L29mX2RldmljZS5oPgo+ICsjaW5jbHVkZSA8bGludXgvcGxhdGZvcm1fZGV2aWNlLmg+Cj4g Kwo+ICsjaW5jbHVkZSA8ZHQtYmluZGluZ3MvY2xvY2svZXh5bm9zNzg4NS5oPgo+ICsKPiArI2lu Y2x1ZGUgImNsay5oIgo+ICsKPiArLyogR2F0ZSByZWdpc3RlciBiaXRzICovCj4gKyNkZWZpbmUg R0FURV9NQU5VQUwJCUJJVCgyMCkKPiArI2RlZmluZSBHQVRFX0VOQUJMRV9IV0FDRwlCSVQoMjgp Cj4gKwo+ICsvKiBHYXRlIHJlZ2lzdGVyIG9mZnNldHMgcmFuZ2UgKi8KPiArI2RlZmluZSBHQVRF X09GRl9TVEFSVAkJMHgyMDAwCj4gKyNkZWZpbmUgR0FURV9PRkZfRU5ECQkweDJmZmYKPiArCj4g Ky8qKgo+ICsgKiBleHlub3M3ODg1X2luaXRfY2xvY2tzIC0gU2V0IGNsb2NrcyBpbml0aWFsIGNv bmZpZ3VyYXRpb24KPiArICogQG5wOgkJCUNNVSBkZXZpY2UgdHJlZSBub2RlIHdpdGggInJlZyIg cHJvcGVydHkgKENNVSBhZGRyKQo+ICsgKiBAcmVnX29mZnM6CQlSZWdpc3RlciBvZmZzZXRzIGFy cmF5IGZvciBjbG9ja3MgdG8gaW5pdAo+ICsgKiBAcmVnX29mZnNfbGVuOglOdW1iZXIgb2YgcmVn aXN0ZXIgb2Zmc2V0cyBpbiByZWdfb2ZmcyBhcnJheQo+ICsgKgo+ICsgKiBTZXQgbWFudWFsIGNv bnRyb2wgbW9kZSBmb3IgYWxsIGdhdGUgY2xvY2tzLgo+ICsgKi8KPiArc3RhdGljIHZvaWQgX19p bml0IGV4eW5vczc4ODVfaW5pdF9jbG9ja3Moc3RydWN0IGRldmljZV9ub2RlICpucCwKPiArCQlj b25zdCB1bnNpZ25lZCBsb25nICpyZWdfb2Zmcywgc2l6ZV90IHJlZ19vZmZzX2xlbikKPiArewo+ ICsJdm9pZCBfX2lvbWVtICpyZWdfYmFzZTsKPiArCXNpemVfdCBpOwo+ICsKPiArCXJlZ19iYXNl ID0gb2ZfaW9tYXAobnAsIDApOwo+ICsJaWYgKCFyZWdfYmFzZSkKPiArCQlwYW5pYygiJXM6IGZh aWxlZCB0byBtYXAgcmVnaXN0ZXJzXG4iLCBfX2Z1bmNfXyk7Cj4gKwo+ICsJZm9yIChpID0gMDsg aSA8IHJlZ19vZmZzX2xlbjsgKytpKSB7Cj4gKwkJdm9pZCBfX2lvbWVtICpyZWcgPSByZWdfYmFz ZSArIHJlZ19vZmZzW2ldOwo+ICsJCXUzMiB2YWw7Cj4gKwo+ICsJCS8qIE1vZGlmeSBvbmx5IGdh dGUgY2xvY2sgcmVnaXN0ZXJzICovCj4gKwkJaWYgKHJlZ19vZmZzW2ldIDwgR0FURV9PRkZfU1RB UlQgfHwgcmVnX29mZnNbaV0gPiBHQVRFX09GRl9FTkQpCj4gKwkJCWNvbnRpbnVlOwo+ICsKPiAr CQl2YWwgPSByZWFkbChyZWcpOwo+ICsJCXZhbCB8PSBHQVRFX01BTlVBTDsKPiArCQl2YWwgJj0g fkdBVEVfRU5BQkxFX0hXQUNHOwo+ICsJCXdyaXRlbCh2YWwsIHJlZyk7Cj4gKwl9Cj4gKwo+ICsJ aW91bm1hcChyZWdfYmFzZSk7Cj4gK30KPiArCj4gKy8qKgo+ICsgKiBleHlub3M3ODg1X3JlZ2lz dGVyX2NtdSAtIFJlZ2lzdGVyIHNwZWNpZmllZCBFeHlub3M3ODg1IENNVSBkb21haW4KPiArICog QGRldjoJRGV2aWNlIG9iamVjdDsgbWF5IGJlIE5VTEwgaWYgdGhpcyBmdW5jdGlvbiBpcyBub3Qg YmVpbmcKPiArICoJCWNhbGxlZCBmcm9tIHBsYXRmb3JtIGRyaXZlciBwcm9iZSBmdW5jdGlvbgo+ ICsgKiBAbnA6CQlDTVUgZGV2aWNlIHRyZWUgbm9kZQo+ICsgKiBAY211OglDTVUgZGF0YQo+ICsg Kgo+ICsgKiBSZWdpc3RlciBzcGVjaWZpZWQgQ01VIGRvbWFpbiwgd2hpY2ggaW5jbHVkZXMgbmV4 dCBzdGVwczoKPiArICoKPiArICogMS4gRW5hYmxlIHBhcmVudCBjbG9jayBvZiBAY211IENNVQo+ ICsgKiAyLiBTZXQgaW5pdGlhbCByZWdpc3RlcnMgY29uZmlndXJhdGlvbiBmb3IgQGNtdSBDTVUg Y2xvY2tzCj4gKyAqIDMuIFJlZ2lzdGVyIEBjbXUgQ01VIGNsb2NrcyB1c2luZyBTYW1zdW5nIGNs b2NrIGZyYW1ld29yayBBUEkKPiArICovCj4gK3N0YXRpYyB2b2lkIF9faW5pdCBleHlub3M3ODg1 X3JlZ2lzdGVyX2NtdShzdHJ1Y3QgZGV2aWNlICpkZXYsCj4gKwkJc3RydWN0IGRldmljZV9ub2Rl ICpucCwgY29uc3Qgc3RydWN0IHNhbXN1bmdfY211X2luZm8gKmNtdSkKPiArewo+ICsJLyogS2Vl cCBDTVUgcGFyZW50IGNsb2NrIHJ1bm5pbmcgKG5lZWRlZCBmb3IgQ01VIHJlZ2lzdGVycyBhY2Nl c3MpICovCj4gKwlpZiAoY211LT5jbGtfbmFtZSkgewo+ICsJCXN0cnVjdCBjbGsgKnBhcmVudF9j bGs7Cj4gKwo+ICsJCWlmIChkZXYpCj4gKwkJCXBhcmVudF9jbGsgPSBjbGtfZ2V0KGRldiwgY211 LT5jbGtfbmFtZSk7Cj4gKwkJZWxzZQo+ICsJCQlwYXJlbnRfY2xrID0gb2ZfY2xrX2dldF9ieV9u YW1lKG5wLCBjbXUtPmNsa19uYW1lKTsKPiArCj4gKwkJaWYgKElTX0VSUihwYXJlbnRfY2xrKSkg ewo+ICsJCQlwcl9lcnIoIiVzOiBjb3VsZCBub3QgZmluZCBidXMgY2xvY2sgJXM7IGVyciA9ICVs ZFxuIiwKPiArCQkJICAgICAgIF9fZnVuY19fLCBjbXUtPmNsa19uYW1lLCBQVFJfRVJSKHBhcmVu dF9jbGspKTsKPiArCQl9IGVsc2Ugewo+ICsJCQljbGtfcHJlcGFyZV9lbmFibGUocGFyZW50X2Ns ayk7Cj4gKwkJfQo+ICsJfQo+ICsKPiArCWV4eW5vczc4ODVfaW5pdF9jbG9ja3MobnAsIGNtdS0+ Y2xrX3JlZ3MsIGNtdS0+bnJfY2xrX3JlZ3MpOwo+ICsJc2Ftc3VuZ19jbXVfcmVnaXN0ZXJfb25l KG5wLCBjbXUpOwo+ICt9CgpBbGwgdGhpcyBsb29rcyBleGFjdGx5IHRoZSBzYW1lIGFzIEV4eW5v czg1MCwgc28gdGhpcyBzaG91bGQgYmUgc2hhcmVkLgpDb3VsZCBiZSBhIG5ldyBmaWxlIC0gY2xr LWV4eW5vcy1hcm02NC5jCgo+ICsKPiArLyogLS0tLSBDTVVfVE9QIC0tLS0tLS0tLS0tLS0tLS0t LS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0gKi8KPiArCj4gKy8q IFJlZ2lzdGVyIE9mZnNldCBkZWZpbml0aW9ucyBmb3IgQ01VX1RPUCAoMHgxMjA2MDAwMCkgKi8K PiArI2RlZmluZSBQTExfTE9DS1RJTUVfUExMX1NIQVJFRDAJCTB4MDAwMAo+ICsjZGVmaW5lIFBM TF9MT0NLVElNRV9QTExfU0hBUkVEMQkJMHgwMDA0Cj4gKyNkZWZpbmUgUExMX0NPTjBfUExMX1NI QVJFRDAJCQkweDAxMDAKPiArI2RlZmluZSBQTExfQ09OMF9QTExfU0hBUkVEMQkJCTB4MDEyMAo+ ICsjZGVmaW5lIENMS19DT05fTVVYX01VWF9DTEtDTVVfQ09SRV9CVVMJCTB4MTAxNAo+ICsjZGVm aW5lIENMS19DT05fTVVYX01VWF9DTEtDTVVfQ09SRV9DQ0kJCTB4MTAxOAo+ICsjZGVmaW5lIENM S19DT05fTVVYX01VWF9DTEtDTVVfQ09SRV9HM0QJCTB4MTAxYwo+ICsjZGVmaW5lIENMS19DT05f TVVYX01VWF9DTEtDTVVfUEVSSV9CVVMJCTB4MTA1OAo+ICsjZGVmaW5lIENMS19DT05fTVVYX01V WF9DTEtDTVVfUEVSSV9TUEkwCTB4MTA1Ywo+ICsjZGVmaW5lIENMS19DT05fTVVYX01VWF9DTEtD TVVfUEVSSV9TUEkxCTB4MTA2MAo+ICsjZGVmaW5lIENMS19DT05fTVVYX01VWF9DTEtDTVVfUEVS SV9VQVJUMAkweDEwNjQKPiArI2RlZmluZSBDTEtfQ09OX01VWF9NVVhfQ0xLQ01VX1BFUklfVUFS VDEJMHgxMDY4Cj4gKyNkZWZpbmUgQ0xLX0NPTl9NVVhfTVVYX0NMS0NNVV9QRVJJX1VBUlQyCTB4 MTA2Ywo+ICsjZGVmaW5lIENMS19DT05fTVVYX01VWF9DTEtDTVVfUEVSSV9VU0kwCTB4MTA3MAo+ ICsjZGVmaW5lIENMS19DT05fTVVYX01VWF9DTEtDTVVfUEVSSV9VU0kxCTB4MTA3NAo+ICsjZGVm aW5lIENMS19DT05fTVVYX01VWF9DTEtDTVVfUEVSSV9VU0kyCTB4MTA3OAo+ICsjZGVmaW5lIENM S19DT05fRElWX0NMS0NNVV9DT1JFX0JVUwkJMHgxODFjCj4gKyNkZWZpbmUgQ0xLX0NPTl9ESVZf Q0xLQ01VX0NPUkVfQ0NJCQkweDE4MjAKPiArI2RlZmluZSBDTEtfQ09OX0RJVl9DTEtDTVVfQ09S RV9HM0QJCTB4MTgyNAo+ICsjZGVmaW5lIENMS19DT05fRElWX0NMS0NNVV9QRVJJX0JVUwkJMHgx ODc0Cj4gKyNkZWZpbmUgQ0xLX0NPTl9ESVZfQ0xLQ01VX1BFUklfU1BJMAkJMHgxODc4Cj4gKyNk ZWZpbmUgQ0xLX0NPTl9ESVZfQ0xLQ01VX1BFUklfU1BJMQkJMHgxODdjCj4gKyNkZWZpbmUgQ0xL X0NPTl9ESVZfQ0xLQ01VX1BFUklfVUFSVDAJCTB4MTg4MAo+ICsjZGVmaW5lIENMS19DT05fRElW X0NMS0NNVV9QRVJJX1VBUlQxCQkweDE4ODQKPiArI2RlZmluZSBDTEtfQ09OX0RJVl9DTEtDTVVf UEVSSV9VQVJUMgkJMHgxODg4Cj4gKyNkZWZpbmUgQ0xLX0NPTl9ESVZfQ0xLQ01VX1BFUklfVVNJ MAkJMHgxODhjCj4gKyNkZWZpbmUgQ0xLX0NPTl9ESVZfQ0xLQ01VX1BFUklfVVNJMQkJMHgxODkw Cj4gKyNkZWZpbmUgQ0xLX0NPTl9ESVZfQ0xLQ01VX1BFUklfVVNJMgkJMHgxODk0Cj4gKyNkZWZp bmUgQ0xLX0NPTl9ESVZfUExMX1NIQVJFRDBfRElWMgkJMHgxODljCj4gKyNkZWZpbmUgQ0xLX0NP Tl9ESVZfUExMX1NIQVJFRDBfRElWMwkJMHgxOGEwCj4gKyNkZWZpbmUgQ0xLX0NPTl9ESVZfUExM X1NIQVJFRDBfRElWNAkJMHgxOGE0Cj4gKyNkZWZpbmUgQ0xLX0NPTl9ESVZfUExMX1NIQVJFRDBf RElWNQkJMHgxOGE4Cj4gKyNkZWZpbmUgQ0xLX0NPTl9ESVZfUExMX1NIQVJFRDFfRElWMgkJMHgx OGFjCj4gKyNkZWZpbmUgQ0xLX0NPTl9ESVZfUExMX1NIQVJFRDFfRElWMwkJMHgxOGIwCj4gKyNk ZWZpbmUgQ0xLX0NPTl9ESVZfUExMX1NIQVJFRDFfRElWNAkJMHgxOGI0Cj4gKyNkZWZpbmUgQ0xL X0NPTl9HQVRfR0FURV9DTEtDTVVDX1BFUklfVUFSVDEJMHgyMDA0Cj4gKyNkZWZpbmUgQ0xLX0NP Tl9HQVRfR0FURV9DTEtDTVVfQ09SRV9CVVMJMHgyMDFjCj4gKyNkZWZpbmUgQ0xLX0NPTl9HQVRf R0FURV9DTEtDTVVfQ09SRV9DQ0kJMHgyMDIwCj4gKyNkZWZpbmUgQ0xLX0NPTl9HQVRfR0FURV9D TEtDTVVfQ09SRV9HM0QJMHgyMDI0Cj4gKyNkZWZpbmUgQ0xLX0NPTl9HQVRfR0FURV9DTEtDTVVf UEVSSV9CVVMJMHgyMDdjCj4gKyNkZWZpbmUgQ0xLX0NPTl9HQVRfR0FURV9DTEtDTVVfUEVSSV9T UEkwCTB4MjA4MAo+ICsjZGVmaW5lIENMS19DT05fR0FUX0dBVEVfQ0xLQ01VX1BFUklfU1BJMQkw eDIwODQKPiArI2RlZmluZSBDTEtfQ09OX0dBVF9HQVRFX0NMS0NNVV9QRVJJX1VBUlQwCTB4MjA4 OAo+ICsjZGVmaW5lIENMS19DT05fR0FUX0dBVEVfQ0xLQ01VX1BFUklfVUFSVDIJMHgyMDhjCj4g KyNkZWZpbmUgQ0xLX0NPTl9HQVRfR0FURV9DTEtDTVVfUEVSSV9VU0kwCTB4MjA5MAo+ICsjZGVm aW5lIENMS19DT05fR0FUX0dBVEVfQ0xLQ01VX1BFUklfVVNJMQkweDIwOTQKPiArI2RlZmluZSBD TEtfQ09OX0dBVF9HQVRFX0NMS0NNVV9QRVJJX1VTSTIJMHgyMDk4Cj4gKwo+ICtzdGF0aWMgY29u c3QgdW5zaWduZWQgbG9uZyB0b3BfY2xrX3JlZ3NbXSBfX2luaXRjb25zdCA9IHsKPiArCVBMTF9M T0NLVElNRV9QTExfU0hBUkVEMCwKPiArCVBMTF9MT0NLVElNRV9QTExfU0hBUkVEMSwKPiArCVBM TF9DT04wX1BMTF9TSEFSRUQwLAo+ICsJUExMX0NPTjBfUExMX1NIQVJFRDEsCj4gKwlDTEtfQ09O X01VWF9NVVhfQ0xLQ01VX0NPUkVfQlVTLAo+ICsJQ0xLX0NPTl9NVVhfTVVYX0NMS0NNVV9DT1JF X0NDSSwKPiArCUNMS19DT05fTVVYX01VWF9DTEtDTVVfQ09SRV9HM0QsCj4gKwlDTEtfQ09OX01V WF9NVVhfQ0xLQ01VX1BFUklfQlVTLAo+ICsJQ0xLX0NPTl9NVVhfTVVYX0NMS0NNVV9QRVJJX1NQ STAsCj4gKwlDTEtfQ09OX01VWF9NVVhfQ0xLQ01VX1BFUklfU1BJMSwKPiArCUNMS19DT05fTVVY X01VWF9DTEtDTVVfUEVSSV9VQVJUMCwKPiArCUNMS19DT05fTVVYX01VWF9DTEtDTVVfUEVSSV9V QVJUMSwKPiArCUNMS19DT05fTVVYX01VWF9DTEtDTVVfUEVSSV9VQVJUMiwKPiArCUNMS19DT05f TVVYX01VWF9DTEtDTVVfUEVSSV9VU0kwLAo+ICsJQ0xLX0NPTl9NVVhfTVVYX0NMS0NNVV9QRVJJ X1VTSTEsCj4gKwlDTEtfQ09OX01VWF9NVVhfQ0xLQ01VX1BFUklfVVNJMiwKPiArCUNMS19DT05f RElWX0NMS0NNVV9DT1JFX0JVUywKPiArCUNMS19DT05fRElWX0NMS0NNVV9DT1JFX0NDSSwKPiAr CUNMS19DT05fRElWX0NMS0NNVV9DT1JFX0czRCwKPiArCUNMS19DT05fRElWX0NMS0NNVV9QRVJJ X0JVUywKPiArCUNMS19DT05fRElWX0NMS0NNVV9QRVJJX1NQSTAsCj4gKwlDTEtfQ09OX0RJVl9D TEtDTVVfUEVSSV9TUEkxLAo+ICsJQ0xLX0NPTl9ESVZfQ0xLQ01VX1BFUklfVUFSVDAsCj4gKwlD TEtfQ09OX0RJVl9DTEtDTVVfUEVSSV9VQVJUMSwKPiArCUNMS19DT05fRElWX0NMS0NNVV9QRVJJ X1VBUlQyLAo+ICsJQ0xLX0NPTl9ESVZfQ0xLQ01VX1BFUklfVVNJMCwKPiArCUNMS19DT05fRElW X0NMS0NNVV9QRVJJX1VTSTEsCj4gKwlDTEtfQ09OX0RJVl9DTEtDTVVfUEVSSV9VU0kyLAo+ICsJ Q0xLX0NPTl9ESVZfUExMX1NIQVJFRDBfRElWMiwKPiArCUNMS19DT05fRElWX1BMTF9TSEFSRUQw X0RJVjMsCj4gKwlDTEtfQ09OX0RJVl9QTExfU0hBUkVEMF9ESVY0LAo+ICsJQ0xLX0NPTl9ESVZf UExMX1NIQVJFRDBfRElWNSwKPiArCUNMS19DT05fRElWX1BMTF9TSEFSRUQxX0RJVjIsCj4gKwlD TEtfQ09OX0RJVl9QTExfU0hBUkVEMV9ESVYzLAo+ICsJQ0xLX0NPTl9ESVZfUExMX1NIQVJFRDFf RElWNCwKPiArCUNMS19DT05fR0FUX0dBVEVfQ0xLQ01VQ19QRVJJX1VBUlQxLAo+ICsJQ0xLX0NP Tl9HQVRfR0FURV9DTEtDTVVfQ09SRV9CVVMsCj4gKwlDTEtfQ09OX0dBVF9HQVRFX0NMS0NNVV9D T1JFX0NDSSwKPiArCUNMS19DT05fR0FUX0dBVEVfQ0xLQ01VX0NPUkVfRzNELAo+ICsJQ0xLX0NP Tl9HQVRfR0FURV9DTEtDTVVfUEVSSV9CVVMsCj4gKwlDTEtfQ09OX0dBVF9HQVRFX0NMS0NNVV9Q RVJJX1NQSTAsCj4gKwlDTEtfQ09OX0dBVF9HQVRFX0NMS0NNVV9QRVJJX1NQSTEsCj4gKwlDTEtf Q09OX0dBVF9HQVRFX0NMS0NNVV9QRVJJX1VBUlQwLAo+ICsJQ0xLX0NPTl9HQVRfR0FURV9DTEtD TVVfUEVSSV9VQVJUMiwKPiArCUNMS19DT05fR0FUX0dBVEVfQ0xLQ01VX1BFUklfVVNJMCwKPiAr CUNMS19DT05fR0FUX0dBVEVfQ0xLQ01VX1BFUklfVVNJMSwKPiArCUNMS19DT05fR0FUX0dBVEVf Q0xLQ01VX1BFUklfVVNJMiwKPiArfTsKPiArCj4gK3N0YXRpYyBjb25zdCBzdHJ1Y3Qgc2Ftc3Vu Z19wbGxfY2xvY2sgdG9wX3BsbF9jbGtzW10gX19pbml0Y29uc3QgPSB7Cj4gKwlQTEwocGxsXzE0 MTd4LCBDTEtfRk9VVF9TSEFSRUQwX1BMTCwgImZvdXRfc2hhcmVkMF9wbGwiLCAib3NjY2xrIiwK PiArCSAgICBQTExfTE9DS1RJTUVfUExMX1NIQVJFRDAsIFBMTF9DT04wX1BMTF9TSEFSRUQwLAo+ ICsJICAgIE5VTEwpLAo+ICsJUExMKHBsbF8xNDE3eCwgQ0xLX0ZPVVRfU0hBUkVEMV9QTEwsICJm b3V0X3NoYXJlZDFfcGxsIiwgIm9zY2NsayIsCj4gKwkgICAgUExMX0xPQ0tUSU1FX1BMTF9TSEFS RUQxLCBQTExfQ09OMF9QTExfU0hBUkVEMSwKPiArCSAgICBOVUxMKSwKPiArfTsKPiArCj4gKy8q IExpc3Qgb2YgcGFyZW50IGNsb2NrcyBmb3IgTXV4ZXMgaW4gQ01VX1RPUDogZm9yIENNVV9DT1JF ICovCj4gK1BOQU1FKG1vdXRfY29yZV9idXNfcCkJCT0geyAiZG91dF9zaGFyZWQwX2RpdjIiLCAi ZG91dF9zaGFyZWQxX2RpdjIiLAo+ICsJCQkJICAgICJkb3V0X3NoYXJlZDBfZGl2MyIsICJkb3V0 X3NoYXJlZDBfZGl2MyIgfTsKPiArUE5BTUUobW91dF9jb3JlX2NjaV9wKQkJPSB7ICJkb3V0X3No YXJlZDBfZGl2MiIsICJkb3V0X3NoYXJlZDFfZGl2MiIsCj4gKwkJCQkgICAgImRvdXRfc2hhcmVk MF9kaXYzIiwgImRvdXRfc2hhcmVkMF9kaXYzIiB9Owo+ICtQTkFNRShtb3V0X2NvcmVfZzNkX3Ap CQk9IHsgImRvdXRfc2hhcmVkMF9kaXYyIiwgImRvdXRfc2hhcmVkMV9kaXYyIiwKPiArCQkJCSAg ICAiZG91dF9zaGFyZWQwX2RpdjMiLCAiZG91dF9zaGFyZWQwX2RpdjMiIH07Cj4gKwo+ICsvKiBM aXN0IG9mIHBhcmVudCBjbG9ja3MgZm9yIE11eGVzIGluIENNVV9UT1A6IGZvciBDTVVfUEVSSSAq Lwo+ICtQTkFNRShtb3V0X3BlcmlfYnVzX3ApCQk9IHsgImRvdXRfc2hhcmVkMF9kaXY0IiwgImRv dXRfc2hhcmVkMV9kaXY0IiB9Owo+ICtQTkFNRShtb3V0X3Blcmlfc3BpMF9wKQkJPSB7ICJvc2Nj bGsiLCAiZG91dF9zaGFyZWQwX2RpdjQiIH07Cj4gK1BOQU1FKG1vdXRfcGVyaV9zcGkxX3ApCQk9 IHsgIm9zY2NsayIsICJkb3V0X3NoYXJlZDBfZGl2NCIgfTsKPiArUE5BTUUobW91dF9wZXJpX3Vh cnQwX3ApCT0geyAib3NjY2xrIiwgImRvdXRfc2hhcmVkMF9kaXY0IiB9Owo+ICtQTkFNRShtb3V0 X3BlcmlfdWFydDFfcCkJPSB7ICJvc2NjbGsiLCAiZG91dF9zaGFyZWQwX2RpdjQiIH07Cj4gK1BO QU1FKG1vdXRfcGVyaV91YXJ0Ml9wKQk9IHsgIm9zY2NsayIsICJkb3V0X3NoYXJlZDBfZGl2NCIg fTsKPiArUE5BTUUobW91dF9wZXJpX3VzaTBfcCkJCT0geyAib3NjY2xrIiwgImRvdXRfc2hhcmVk MF9kaXY0IiB9Owo+ICtQTkFNRShtb3V0X3BlcmlfdXNpMV9wKQkJPSB7ICJvc2NjbGsiLCAiZG91 dF9zaGFyZWQwX2RpdjQiIH07Cj4gK1BOQU1FKG1vdXRfcGVyaV91c2kyX3ApCQk9IHsgIm9zY2Ns ayIsICJkb3V0X3NoYXJlZDBfZGl2NCIgfTsKPiArCj4gKwoKTm8gbmVlZCBmb3IgZG91YmxlIGxp bmUgYnJlYWsuCgoKQmVzdCByZWdhcmRzLApLcnp5c3p0b2YKCl9fX19fX19fX19fX19fX19fX19f X19fX19fX19fX19fX19fX19fX19fX19fX19fCmxpbnV4LWFybS1rZXJuZWwgbWFpbGluZyBsaXN0 CmxpbnV4LWFybS1rZXJuZWxAbGlzdHMuaW5mcmFkZWFkLm9yZwpodHRwOi8vbGlzdHMuaW5mcmFk ZWFkLm9yZy9tYWlsbWFuL2xpc3RpbmZvL2xpbnV4LWFybS1rZXJuZWwK