From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-13.8 required=3.0 tests=BAYES_00, HEADER_FROM_DIFFERENT_DOMAINS,INCLUDES_CR_TRAILER,INCLUDES_PATCH, MAILING_LIST_MULTI,SPF_HELO_NONE,SPF_PASS autolearn=ham autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id E1897C433E0 for ; Tue, 19 Jan 2021 08:51:58 +0000 (UTC) Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by mail.kernel.org (Postfix) with ESMTP id B26C322E00 for ; Tue, 19 Jan 2021 08:51:58 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1727426AbhASIv4 convert rfc822-to-8bit (ORCPT ); Tue, 19 Jan 2021 03:51:56 -0500 Received: from mga18.intel.com ([134.134.136.126]:30878 "EHLO mga18.intel.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726284AbhASIvx (ORCPT ); Tue, 19 Jan 2021 03:51:53 -0500 IronPort-SDR: U2Tsyx2Y/MPQPOmsrE5SVdoHszHYMsVBwQoiDi9F23JrJIpsZeM1pqep6jZnj2R9gaTA0eF5fD fl7OfQZwjJrA== X-IronPort-AV: E=McAfee;i="6000,8403,9868"; a="166563926" X-IronPort-AV: E=Sophos;i="5.79,358,1602572400"; d="scan'208";a="166563926" Received: from orsmga008.jf.intel.com ([10.7.209.65]) by orsmga106.jf.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 19 Jan 2021 00:50:53 -0800 IronPort-SDR: +lTT9kCOZbxKrOtXOXDlnRihjkB3nDty7cE3zBBTSn2HkfSArUlIFUuR3OMkq402bW3KyPCsRM nOLawBKkAVPw== X-IronPort-AV: E=Sophos;i="5.79,358,1602572400"; d="scan'208";a="383851506" Received: from obaracos-mobl2.amr.corp.intel.com (HELO localhost) ([10.252.44.192]) by orsmga008-auth.jf.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 19 Jan 2021 00:50:50 -0800 From: Jani Nikula To: Ville Syrjala Cc: intel-gfx@lists.freedesktop.org, stable@vger.kernel.org Subject: Re: [PATCH -fixes] drm/i915: Only enable DFP 4:4:4->4:2:0 conversion when outputting YCbCr 4:4:4 In-Reply-To: <20210118154355.24453-1-ville.syrjala@linux.intel.com> Organization: Intel Finland Oy - BIC 0357606-4 - Westendinkatu 7, 02160 Espoo References: <87lfcqobpl.fsf@intel.com> <20210118154355.24453-1-ville.syrjala@linux.intel.com> Date: Tue, 19 Jan 2021 10:50:47 +0200 Message-ID: <87a6t5nwd4.fsf@intel.com> MIME-Version: 1.0 Content-Type: text/plain; charset=utf-8 Content-Transfer-Encoding: 8BIT Precedence: bulk List-ID: X-Mailing-List: stable@vger.kernel.org On Mon, 18 Jan 2021, Ville Syrjala wrote: > From: Ville Syrjälä > > Let's not enable the 4:4:4->4:2:0 conversion bit in the DFP unless we're > actually outputting YCbCr 4:4:4. It would appear some protocol > converters blindy consult this bit even when the source is outputting > RGB, resulting in a visual mess. > > Cc: stable@vger.kernel.org > Closes: https://gitlab.freedesktop.org/drm/intel/-/issues/2914 > Signed-off-by: Ville Syrjälä > Link: https://patchwork.freedesktop.org/patch/msgid/20210111164111.13302-1-ville.syrjala@linux.intel.com > Fixes: 181567aa9f0d ("drm/i915: Do YCbCr 444->420 conversion via DP protocol converters") > Reviewed-by: Jani Nikula > (cherry picked from commit 3170a21f7059c4660c469f59bf529f372a57da5f) > --- > Unfortunately the crtc_state plumbing to > intel_dp_configure_protocol_converter() was part of the > HDMI 2.1 PCON stuff, so couldn't just cherry-pick it alone. Thanks, pushed to fixes. BR, Jani. > > drivers/gpu/drm/i915/display/intel_ddi.c | 2 +- > drivers/gpu/drm/i915/display/intel_dp.c | 9 +++++---- > drivers/gpu/drm/i915/display/intel_dp.h | 3 ++- > 3 files changed, 8 insertions(+), 6 deletions(-) > > diff --git a/drivers/gpu/drm/i915/display/intel_ddi.c b/drivers/gpu/drm/i915/display/intel_ddi.c > index 92940a0c5ef8..d5ace48b1ace 100644 > --- a/drivers/gpu/drm/i915/display/intel_ddi.c > +++ b/drivers/gpu/drm/i915/display/intel_ddi.c > @@ -3725,7 +3725,7 @@ static void hsw_ddi_pre_enable_dp(struct intel_atomic_state *state, > intel_ddi_init_dp_buf_reg(encoder, crtc_state); > if (!is_mst) > intel_dp_set_power(intel_dp, DP_SET_POWER_D0); > - intel_dp_configure_protocol_converter(intel_dp); > + intel_dp_configure_protocol_converter(intel_dp, crtc_state); > intel_dp_sink_set_decompression_state(intel_dp, crtc_state, > true); > intel_dp_sink_set_fec_ready(intel_dp, crtc_state); > diff --git a/drivers/gpu/drm/i915/display/intel_dp.c b/drivers/gpu/drm/i915/display/intel_dp.c > index 37f1a10fd021..09123e8625c4 100644 > --- a/drivers/gpu/drm/i915/display/intel_dp.c > +++ b/drivers/gpu/drm/i915/display/intel_dp.c > @@ -4014,7 +4014,8 @@ static void intel_dp_enable_port(struct intel_dp *intel_dp, > intel_de_posting_read(dev_priv, intel_dp->output_reg); > } > > -void intel_dp_configure_protocol_converter(struct intel_dp *intel_dp) > +void intel_dp_configure_protocol_converter(struct intel_dp *intel_dp, > + const struct intel_crtc_state *crtc_state) > { > struct drm_i915_private *i915 = dp_to_i915(intel_dp); > u8 tmp; > @@ -4033,8 +4034,8 @@ void intel_dp_configure_protocol_converter(struct intel_dp *intel_dp) > drm_dbg_kms(&i915->drm, "Failed to set protocol converter HDMI mode to %s\n", > enableddisabled(intel_dp->has_hdmi_sink)); > > - tmp = intel_dp->dfp.ycbcr_444_to_420 ? > - DP_CONVERSION_TO_YCBCR420_ENABLE : 0; > + tmp = crtc_state->output_format == INTEL_OUTPUT_FORMAT_YCBCR444 && > + intel_dp->dfp.ycbcr_444_to_420 ? DP_CONVERSION_TO_YCBCR420_ENABLE : 0; > > if (drm_dp_dpcd_writeb(&intel_dp->aux, > DP_PROTOCOL_CONVERTER_CONTROL_1, tmp) != 1) > @@ -4088,7 +4089,7 @@ static void intel_enable_dp(struct intel_atomic_state *state, > } > > intel_dp_set_power(intel_dp, DP_SET_POWER_D0); > - intel_dp_configure_protocol_converter(intel_dp); > + intel_dp_configure_protocol_converter(intel_dp, pipe_config); > intel_dp_start_link_train(intel_dp, pipe_config); > intel_dp_stop_link_train(intel_dp, pipe_config); > > diff --git a/drivers/gpu/drm/i915/display/intel_dp.h b/drivers/gpu/drm/i915/display/intel_dp.h > index b871a09b6901..05f7ddf7a795 100644 > --- a/drivers/gpu/drm/i915/display/intel_dp.h > +++ b/drivers/gpu/drm/i915/display/intel_dp.h > @@ -51,7 +51,8 @@ int intel_dp_get_link_train_fallback_values(struct intel_dp *intel_dp, > int intel_dp_retrain_link(struct intel_encoder *encoder, > struct drm_modeset_acquire_ctx *ctx); > void intel_dp_set_power(struct intel_dp *intel_dp, u8 mode); > -void intel_dp_configure_protocol_converter(struct intel_dp *intel_dp); > +void intel_dp_configure_protocol_converter(struct intel_dp *intel_dp, > + const struct intel_crtc_state *crtc_state); > void intel_dp_sink_set_decompression_state(struct intel_dp *intel_dp, > const struct intel_crtc_state *crtc_state, > bool enable); -- Jani Nikula, Intel Open Source Graphics Center From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-13.8 required=3.0 tests=BAYES_00, HEADER_FROM_DIFFERENT_DOMAINS,INCLUDES_CR_TRAILER,INCLUDES_PATCH, MAILING_LIST_MULTI,SPF_HELO_NONE,SPF_PASS autolearn=ham autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id 251B7C433DB for ; Tue, 19 Jan 2021 08:51:05 +0000 (UTC) Received: from gabe.freedesktop.org (gabe.freedesktop.org [131.252.210.177]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by mail.kernel.org (Postfix) with ESMTPS id CBBA822DD3 for ; Tue, 19 Jan 2021 08:51:04 +0000 (UTC) DMARC-Filter: OpenDMARC Filter v1.3.2 mail.kernel.org CBBA822DD3 Authentication-Results: mail.kernel.org; dmarc=fail (p=none dis=none) header.from=intel.com Authentication-Results: mail.kernel.org; spf=none smtp.mailfrom=intel-gfx-bounces@lists.freedesktop.org Received: from gabe.freedesktop.org (localhost [127.0.0.1]) by gabe.freedesktop.org (Postfix) with ESMTP id 615DE89B49; Tue, 19 Jan 2021 08:51:04 +0000 (UTC) Received: from mga14.intel.com (mga14.intel.com [192.55.52.115]) by gabe.freedesktop.org (Postfix) with ESMTPS id D102689B49 for ; Tue, 19 Jan 2021 08:51:02 +0000 (UTC) IronPort-SDR: TzyMoI57O4MSXHeIt/UGXDO0PACWm6S4dNpieQQDZLWA/1REmZoDyFlXBhU025vpMoZT+ZrML6 sSWJdXleTg8A== X-IronPort-AV: E=McAfee;i="6000,8403,9868"; a="178118215" X-IronPort-AV: E=Sophos;i="5.79,358,1602572400"; d="scan'208";a="178118215" Received: from orsmga008.jf.intel.com ([10.7.209.65]) by fmsmga103.fm.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 19 Jan 2021 00:50:53 -0800 IronPort-SDR: +lTT9kCOZbxKrOtXOXDlnRihjkB3nDty7cE3zBBTSn2HkfSArUlIFUuR3OMkq402bW3KyPCsRM nOLawBKkAVPw== X-IronPort-AV: E=Sophos;i="5.79,358,1602572400"; d="scan'208";a="383851506" Received: from obaracos-mobl2.amr.corp.intel.com (HELO localhost) ([10.252.44.192]) by orsmga008-auth.jf.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 19 Jan 2021 00:50:50 -0800 From: Jani Nikula To: Ville Syrjala In-Reply-To: <20210118154355.24453-1-ville.syrjala@linux.intel.com> Organization: Intel Finland Oy - BIC 0357606-4 - Westendinkatu 7, 02160 Espoo References: <87lfcqobpl.fsf@intel.com> <20210118154355.24453-1-ville.syrjala@linux.intel.com> Date: Tue, 19 Jan 2021 10:50:47 +0200 Message-ID: <87a6t5nwd4.fsf@intel.com> MIME-Version: 1.0 Subject: Re: [Intel-gfx] [PATCH -fixes] drm/i915: Only enable DFP 4:4:4->4:2:0 conversion when outputting YCbCr 4:4:4 X-BeenThere: intel-gfx@lists.freedesktop.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: Intel graphics driver community testing & development List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: intel-gfx@lists.freedesktop.org, stable@vger.kernel.org Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: base64 Errors-To: intel-gfx-bounces@lists.freedesktop.org Sender: "Intel-gfx" T24gTW9uLCAxOCBKYW4gMjAyMSwgVmlsbGUgU3lyamFsYSA8dmlsbGUuc3lyamFsYUBsaW51eC5p bnRlbC5jb20+IHdyb3RlOgo+IEZyb206IFZpbGxlIFN5cmrDpGzDpCA8dmlsbGUuc3lyamFsYUBs aW51eC5pbnRlbC5jb20+Cj4KPiBMZXQncyBub3QgZW5hYmxlIHRoZSA0OjQ6NC0+NDoyOjAgY29u dmVyc2lvbiBiaXQgaW4gdGhlIERGUCB1bmxlc3Mgd2UncmUKPiBhY3R1YWxseSBvdXRwdXR0aW5n IFlDYkNyIDQ6NDo0LiBJdCB3b3VsZCBhcHBlYXIgc29tZSBwcm90b2NvbAo+IGNvbnZlcnRlcnMg YmxpbmR5IGNvbnN1bHQgdGhpcyBiaXQgZXZlbiB3aGVuIHRoZSBzb3VyY2UgaXMgb3V0cHV0dGlu Zwo+IFJHQiwgcmVzdWx0aW5nIGluIGEgdmlzdWFsIG1lc3MuCj4KPiBDYzogc3RhYmxlQHZnZXIu a2VybmVsLm9yZwo+IENsb3NlczogaHR0cHM6Ly9naXRsYWIuZnJlZWRlc2t0b3Aub3JnL2RybS9p bnRlbC8tL2lzc3Vlcy8yOTE0Cj4gU2lnbmVkLW9mZi1ieTogVmlsbGUgU3lyasOkbMOkIDx2aWxs ZS5zeXJqYWxhQGxpbnV4LmludGVsLmNvbT4KPiBMaW5rOiBodHRwczovL3BhdGNod29yay5mcmVl ZGVza3RvcC5vcmcvcGF0Y2gvbXNnaWQvMjAyMTAxMTExNjQxMTEuMTMzMDItMS12aWxsZS5zeXJq YWxhQGxpbnV4LmludGVsLmNvbQo+IEZpeGVzOiAxODE1NjdhYTlmMGQgKCJkcm0vaTkxNTogRG8g WUNiQ3IgNDQ0LT40MjAgY29udmVyc2lvbiB2aWEgRFAgcHJvdG9jb2wgY29udmVydGVycyIpCj4g UmV2aWV3ZWQtYnk6IEphbmkgTmlrdWxhIDxqYW5pLm5pa3VsYUBpbnRlbC5jb20+Cj4gKGNoZXJy eSBwaWNrZWQgZnJvbSBjb21taXQgMzE3MGEyMWY3MDU5YzQ2NjBjNDY5ZjU5YmY1MjlmMzcyYTU3 ZGE1ZikKPiAtLS0KPiBVbmZvcnR1bmF0ZWx5IHRoZSBjcnRjX3N0YXRlIHBsdW1iaW5nIHRvCj4g aW50ZWxfZHBfY29uZmlndXJlX3Byb3RvY29sX2NvbnZlcnRlcigpIHdhcyBwYXJ0IG9mIHRoZSAK PiBIRE1JIDIuMSBQQ09OIHN0dWZmLCBzbyBjb3VsZG4ndCBqdXN0IGNoZXJyeS1waWNrIGl0IGFs b25lLgoKVGhhbmtzLCBwdXNoZWQgdG8gZml4ZXMuCgpCUiwKSmFuaS4KCj4KPiAgZHJpdmVycy9n cHUvZHJtL2k5MTUvZGlzcGxheS9pbnRlbF9kZGkuYyB8IDIgKy0KPiAgZHJpdmVycy9ncHUvZHJt L2k5MTUvZGlzcGxheS9pbnRlbF9kcC5jICB8IDkgKysrKystLS0tCj4gIGRyaXZlcnMvZ3B1L2Ry bS9pOTE1L2Rpc3BsYXkvaW50ZWxfZHAuaCAgfCAzICsrLQo+ICAzIGZpbGVzIGNoYW5nZWQsIDgg aW5zZXJ0aW9ucygrKSwgNiBkZWxldGlvbnMoLSkKPgo+IGRpZmYgLS1naXQgYS9kcml2ZXJzL2dw dS9kcm0vaTkxNS9kaXNwbGF5L2ludGVsX2RkaS5jIGIvZHJpdmVycy9ncHUvZHJtL2k5MTUvZGlz cGxheS9pbnRlbF9kZGkuYwo+IGluZGV4IDkyOTQwYTBjNWVmOC4uZDVhY2U0OGIxYWNlIDEwMDY0 NAo+IC0tLSBhL2RyaXZlcnMvZ3B1L2RybS9pOTE1L2Rpc3BsYXkvaW50ZWxfZGRpLmMKPiArKysg Yi9kcml2ZXJzL2dwdS9kcm0vaTkxNS9kaXNwbGF5L2ludGVsX2RkaS5jCj4gQEAgLTM3MjUsNyAr MzcyNSw3IEBAIHN0YXRpYyB2b2lkIGhzd19kZGlfcHJlX2VuYWJsZV9kcChzdHJ1Y3QgaW50ZWxf YXRvbWljX3N0YXRlICpzdGF0ZSwKPiAgCWludGVsX2RkaV9pbml0X2RwX2J1Zl9yZWcoZW5jb2Rl ciwgY3J0Y19zdGF0ZSk7Cj4gIAlpZiAoIWlzX21zdCkKPiAgCQlpbnRlbF9kcF9zZXRfcG93ZXIo aW50ZWxfZHAsIERQX1NFVF9QT1dFUl9EMCk7Cj4gLQlpbnRlbF9kcF9jb25maWd1cmVfcHJvdG9j b2xfY29udmVydGVyKGludGVsX2RwKTsKPiArCWludGVsX2RwX2NvbmZpZ3VyZV9wcm90b2NvbF9j b252ZXJ0ZXIoaW50ZWxfZHAsIGNydGNfc3RhdGUpOwo+ICAJaW50ZWxfZHBfc2lua19zZXRfZGVj b21wcmVzc2lvbl9zdGF0ZShpbnRlbF9kcCwgY3J0Y19zdGF0ZSwKPiAgCQkJCQkgICAgICB0cnVl KTsKPiAgCWludGVsX2RwX3Npbmtfc2V0X2ZlY19yZWFkeShpbnRlbF9kcCwgY3J0Y19zdGF0ZSk7 Cj4gZGlmZiAtLWdpdCBhL2RyaXZlcnMvZ3B1L2RybS9pOTE1L2Rpc3BsYXkvaW50ZWxfZHAuYyBi L2RyaXZlcnMvZ3B1L2RybS9pOTE1L2Rpc3BsYXkvaW50ZWxfZHAuYwo+IGluZGV4IDM3ZjFhMTBm ZDAyMS4uMDkxMjNlODYyNWM0IDEwMDY0NAo+IC0tLSBhL2RyaXZlcnMvZ3B1L2RybS9pOTE1L2Rp c3BsYXkvaW50ZWxfZHAuYwo+ICsrKyBiL2RyaXZlcnMvZ3B1L2RybS9pOTE1L2Rpc3BsYXkvaW50 ZWxfZHAuYwo+IEBAIC00MDE0LDcgKzQwMTQsOCBAQCBzdGF0aWMgdm9pZCBpbnRlbF9kcF9lbmFi bGVfcG9ydChzdHJ1Y3QgaW50ZWxfZHAgKmludGVsX2RwLAo+ICAJaW50ZWxfZGVfcG9zdGluZ19y ZWFkKGRldl9wcml2LCBpbnRlbF9kcC0+b3V0cHV0X3JlZyk7Cj4gIH0KPiAgCj4gLXZvaWQgaW50 ZWxfZHBfY29uZmlndXJlX3Byb3RvY29sX2NvbnZlcnRlcihzdHJ1Y3QgaW50ZWxfZHAgKmludGVs X2RwKQo+ICt2b2lkIGludGVsX2RwX2NvbmZpZ3VyZV9wcm90b2NvbF9jb252ZXJ0ZXIoc3RydWN0 IGludGVsX2RwICppbnRlbF9kcCwKPiArCQkJCQkgICBjb25zdCBzdHJ1Y3QgaW50ZWxfY3J0Y19z dGF0ZSAqY3J0Y19zdGF0ZSkKPiAgewo+ICAJc3RydWN0IGRybV9pOTE1X3ByaXZhdGUgKmk5MTUg PSBkcF90b19pOTE1KGludGVsX2RwKTsKPiAgCXU4IHRtcDsKPiBAQCAtNDAzMyw4ICs0MDM0LDgg QEAgdm9pZCBpbnRlbF9kcF9jb25maWd1cmVfcHJvdG9jb2xfY29udmVydGVyKHN0cnVjdCBpbnRl bF9kcCAqaW50ZWxfZHApCj4gIAkJZHJtX2RiZ19rbXMoJmk5MTUtPmRybSwgIkZhaWxlZCB0byBz ZXQgcHJvdG9jb2wgY29udmVydGVyIEhETUkgbW9kZSB0byAlc1xuIiwKPiAgCQkJICAgIGVuYWJs ZWRkaXNhYmxlZChpbnRlbF9kcC0+aGFzX2hkbWlfc2luaykpOwo+ICAKPiAtCXRtcCA9IGludGVs X2RwLT5kZnAueWNiY3JfNDQ0X3RvXzQyMCA/Cj4gLQkJRFBfQ09OVkVSU0lPTl9UT19ZQ0JDUjQy MF9FTkFCTEUgOiAwOwo+ICsJdG1wID0gY3J0Y19zdGF0ZS0+b3V0cHV0X2Zvcm1hdCA9PSBJTlRF TF9PVVRQVVRfRk9STUFUX1lDQkNSNDQ0ICYmCj4gKwkJaW50ZWxfZHAtPmRmcC55Y2Jjcl80NDRf dG9fNDIwID8gRFBfQ09OVkVSU0lPTl9UT19ZQ0JDUjQyMF9FTkFCTEUgOiAwOwo+ICAKPiAgCWlm IChkcm1fZHBfZHBjZF93cml0ZWIoJmludGVsX2RwLT5hdXgsCj4gIAkJCSAgICAgICBEUF9QUk9U T0NPTF9DT05WRVJURVJfQ09OVFJPTF8xLCB0bXApICE9IDEpCj4gQEAgLTQwODgsNyArNDA4OSw3 IEBAIHN0YXRpYyB2b2lkIGludGVsX2VuYWJsZV9kcChzdHJ1Y3QgaW50ZWxfYXRvbWljX3N0YXRl ICpzdGF0ZSwKPiAgCX0KPiAgCj4gIAlpbnRlbF9kcF9zZXRfcG93ZXIoaW50ZWxfZHAsIERQX1NF VF9QT1dFUl9EMCk7Cj4gLQlpbnRlbF9kcF9jb25maWd1cmVfcHJvdG9jb2xfY29udmVydGVyKGlu dGVsX2RwKTsKPiArCWludGVsX2RwX2NvbmZpZ3VyZV9wcm90b2NvbF9jb252ZXJ0ZXIoaW50ZWxf ZHAsIHBpcGVfY29uZmlnKTsKPiAgCWludGVsX2RwX3N0YXJ0X2xpbmtfdHJhaW4oaW50ZWxfZHAs IHBpcGVfY29uZmlnKTsKPiAgCWludGVsX2RwX3N0b3BfbGlua190cmFpbihpbnRlbF9kcCwgcGlw ZV9jb25maWcpOwo+ICAKPiBkaWZmIC0tZ2l0IGEvZHJpdmVycy9ncHUvZHJtL2k5MTUvZGlzcGxh eS9pbnRlbF9kcC5oIGIvZHJpdmVycy9ncHUvZHJtL2k5MTUvZGlzcGxheS9pbnRlbF9kcC5oCj4g aW5kZXggYjg3MWEwOWI2OTAxLi4wNWY3ZGRmN2E3OTUgMTAwNjQ0Cj4gLS0tIGEvZHJpdmVycy9n cHUvZHJtL2k5MTUvZGlzcGxheS9pbnRlbF9kcC5oCj4gKysrIGIvZHJpdmVycy9ncHUvZHJtL2k5 MTUvZGlzcGxheS9pbnRlbF9kcC5oCj4gQEAgLTUxLDcgKzUxLDggQEAgaW50IGludGVsX2RwX2dl dF9saW5rX3RyYWluX2ZhbGxiYWNrX3ZhbHVlcyhzdHJ1Y3QgaW50ZWxfZHAgKmludGVsX2RwLAo+ ICBpbnQgaW50ZWxfZHBfcmV0cmFpbl9saW5rKHN0cnVjdCBpbnRlbF9lbmNvZGVyICplbmNvZGVy LAo+ICAJCQkgIHN0cnVjdCBkcm1fbW9kZXNldF9hY3F1aXJlX2N0eCAqY3R4KTsKPiAgdm9pZCBp bnRlbF9kcF9zZXRfcG93ZXIoc3RydWN0IGludGVsX2RwICppbnRlbF9kcCwgdTggbW9kZSk7Cj4g LXZvaWQgaW50ZWxfZHBfY29uZmlndXJlX3Byb3RvY29sX2NvbnZlcnRlcihzdHJ1Y3QgaW50ZWxf ZHAgKmludGVsX2RwKTsKPiArdm9pZCBpbnRlbF9kcF9jb25maWd1cmVfcHJvdG9jb2xfY29udmVy dGVyKHN0cnVjdCBpbnRlbF9kcCAqaW50ZWxfZHAsCj4gKwkJCQkJICAgY29uc3Qgc3RydWN0IGlu dGVsX2NydGNfc3RhdGUgKmNydGNfc3RhdGUpOwo+ICB2b2lkIGludGVsX2RwX3Npbmtfc2V0X2Rl Y29tcHJlc3Npb25fc3RhdGUoc3RydWN0IGludGVsX2RwICppbnRlbF9kcCwKPiAgCQkJCQkgICBj b25zdCBzdHJ1Y3QgaW50ZWxfY3J0Y19zdGF0ZSAqY3J0Y19zdGF0ZSwKPiAgCQkJCQkgICBib29s IGVuYWJsZSk7CgotLSAKSmFuaSBOaWt1bGEsIEludGVsIE9wZW4gU291cmNlIEdyYXBoaWNzIENl bnRlcgpfX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fXwpJbnRl bC1nZnggbWFpbGluZyBsaXN0CkludGVsLWdmeEBsaXN0cy5mcmVlZGVza3RvcC5vcmcKaHR0cHM6 Ly9saXN0cy5mcmVlZGVza3RvcC5vcmcvbWFpbG1hbi9saXN0aW5mby9pbnRlbC1nZngK