From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id CEC33C4332F for ; Fri, 30 Dec 2022 06:43:31 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S234467AbiL3Gna (ORCPT ); Fri, 30 Dec 2022 01:43:30 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:43126 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S229557AbiL3Gn1 (ORCPT ); Fri, 30 Dec 2022 01:43:27 -0500 Received: from phobos.denx.de (phobos.denx.de [85.214.62.61]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id C9192186A7 for ; Thu, 29 Dec 2022 22:43:25 -0800 (PST) Received: from [127.0.0.1] (p578adb1c.dip0.t-ipconnect.de [87.138.219.28]) (using TLSv1.3 with cipher TLS_AES_128_GCM_SHA256 (128/128 bits)) (No client certificate requested) (Authenticated sender: marex@denx.de) by phobos.denx.de (Postfix) with ESMTPSA id 09B47851C7; Fri, 30 Dec 2022 07:43:22 +0100 (CET) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=denx.de; s=phobos-20191101; t=1672382603; bh=rNOFhMwxUmywZCTp7LuVEHGSGhrwS33+RwXuYgvQzuA=; h=Date:Subject:To:Cc:References:From:In-Reply-To:From; b=ltDj5muFSDSS45KvR6lKc7xZyeyDMbhrJH8AHATw7qOz8TH/pHQeNkyCgByEAJKtu NrvtVNhJ9Wm8hwi0ux7WP5QWzM9K51sXIEa0tTkneJqPcd0QTAEcGEIkrPmV1sk24a dP1yRn8VkM2MyaRCD9AZGBALv4JJ3LmihOoN7sXR9QipW06muDTqsKdiFRJ7x0HnbU nxS4K5uF2Stl2TukWGbnJG/kcmM6kX04hTVmNsVFrKvYBdUtk2HYl6C5Q/6IxFfDCu /oLZejzqpPLI4XKxkU2mfePhmDYLobNUJBn+dYH/ef18K/JN1EETbq4Gb8RM1RB/bm wmzPcOKs5OEDQ== Message-ID: <8958eb65-e873-a760-5ca4-a51b36f5e23d@denx.de> Date: Fri, 30 Dec 2022 07:42:13 +0100 MIME-Version: 1.0 User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:102.0) Gecko/20100101 Thunderbird/102.6.0 Subject: Re: [PATCH] mmc: sdhci-of-arasan: Override SDHCI_RETUNING_TIMER_COUNT_MASK on ZynqMP To: Adrian Hunter , linux-mmc@vger.kernel.org Cc: Michal Simek , Ulf Hansson , linux-arm-kernel@lists.infradead.org References: <20221025191500.149167-1-marex@denx.de> <2b523371-7eeb-25f2-8879-76bbf028f4bb@intel.com> Content-Language: en-US From: Marek Vasut In-Reply-To: Content-Type: text/plain; charset=UTF-8; format=flowed Content-Transfer-Encoding: 8bit X-Virus-Scanned: clamav-milter 0.103.6 at phobos.denx.de X-Virus-Status: Clean Precedence: bulk List-ID: X-Mailing-List: linux-mmc@vger.kernel.org On 12/29/22 13:51, Adrian Hunter wrote: > On 26/10/22 12:20, Marek Vasut wrote: >> On 10/26/22 08:07, Adrian Hunter wrote: >>> On 25/10/22 22:15, Marek Vasut wrote: >>>> On Xilinx ZynqMP, the reg_capabilities (SDIO) Register >>>> >>>> https://www.xilinx.com/htmldocs/registers/ug1087/sdio___reg_capabilities.html# >>>> Absolute Address  0x00FF160040 (SD0) >>>> Reset Value       0x280737EC6481 >>>> >>>> really reads 0x200737EC6481 . The interesting part is the >>>> top 32 bits, which are SDHCI_CAPABILITIES_1 = 0x2007. The >>>> missing 0x800 is SDHCI_RETUNING_TIMER_COUNT_MASK=0, which >>>> makes the SDHCI core disable retuning timer. >>>> >>>> Fix this up here by explicitly setting tuning_count to 8 >>>> as it should be, otherwise an eMMC might fail in various >>>> thermal conditions >>>> >>>> Note that the diff is best shown with -w option, this makes it >>>> visible what happened with !sdhci_arasan->has_cqe conditional, >>>> which is placed between sdhci_setup_host() and __sdhci_add_host() >>>> calls. Since sdhci_add_host() is also a sequence of these two >>>> calls and host->tuning_count must be overriden before calling >>> >>> overriden -> overridden >> >> Fixed >> >>>> __sdhci_add_host(), call the two calls separately and do all >>>> the adjustments between them in either case. >>>> >>>> Signed-off-by: Marek Vasut >>>> --- >>>> Cc: Michal Simek >>>> Cc: Adrian Hunter >>>> Cc: Ulf Hansson >>>> Cc: linux-arm-kernel@lists.infradead.org >>>> To: linux-mmc@vger.kernel.org >>>> --- >>>>   drivers/mmc/host/sdhci-of-arasan.c | 57 ++++++++++++++++++++---------- >>>>   1 file changed, 38 insertions(+), 19 deletions(-) >>>> >>>> diff --git a/drivers/mmc/host/sdhci-of-arasan.c b/drivers/mmc/host/sdhci-of-arasan.c >>>> index 3997cad1f793d..465498f2a7c0f 100644 >>>> --- a/drivers/mmc/host/sdhci-of-arasan.c >>>> +++ b/drivers/mmc/host/sdhci-of-arasan.c >>>> @@ -1521,37 +1521,56 @@ static int sdhci_arasan_register_sdclk(struct sdhci_arasan_data *sdhci_arasan, >>>>       return 0; >>>>   } >>>>   -static int sdhci_arasan_add_host(struct sdhci_arasan_data *sdhci_arasan) >>>> +static int sdhci_arasan_add_host(struct sdhci_arasan_data *sdhci_arasan, >>>> +                 struct device *dev) >>>>   { >>>>       struct sdhci_host *host = sdhci_arasan->host; >>>>       struct cqhci_host *cq_host; >>>>       bool dma64; >>>>       int ret; >>>>   -    if (!sdhci_arasan->has_cqe) >>>> -        return sdhci_add_host(host); >>>> - >>>>       ret = sdhci_setup_host(host); >>>>       if (ret) >>>>           return ret; >>>>   -    cq_host = devm_kzalloc(host->mmc->parent, >>>> -                   sizeof(*cq_host), GFP_KERNEL); >>>> -    if (!cq_host) { >>>> -        ret = -ENOMEM; >>>> -        goto cleanup; >>>> -    } >>>> +    /* >>>> +     * On Xilinx ZynqMP, the reg_capabilities (SDIO) Register >>>> +     * >>>> +     * https://www.xilinx.com/htmldocs/registers/ug1087/sdio___reg_capabilities.html# >>>> +     * Absolute Address  0x00FF160040 (SD0) >>>> +     * Reset Value         0x280737EC6481 >>>> +     * >>>> +     * really reads 0x200737EC6481 . The interesting part is the >>>> +     * top 32 bits, which are SDHCI_CAPABILITIES_1 = 0x2007. The >>>> +     * missing 0x800 is SDHCI_RETUNING_TIMER_COUNT_MASK=0, which >>>> +     * makes the SDHCI core disable retuning timer. >>> >>> Are you aware that caps can be changed in DT via "sdhci-caps" and >>> "sdhci-caps-mask" ? >> >> No, I wasn't aware of those. >> >> Is that the preferred approach to this fix, over handling it in the driver ? > > I guess ideally. Mainline does not really need the driver > fix because it seems it can be done by DT. Older kernels > are a separate issue really. > >> >> I think the driver-side fix would be preferable, because it also fixes systems which use legacy DTs without the sdhci-caps properties, which would be all ZynqMP systems thus far. > > You could backport support of the properties "sdhci-caps" > and "sdhci-caps-mask". This won't help. Vivado (the xilinx FPGA design tool) is capable of generating DTs, so you can end up with a combination of new Linux kernel and old generated DT, which is still missing the sdhci-caps/sdhci-caps-mask . From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id 604A1C4332F for ; Fri, 30 Dec 2022 06:45:22 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20210309; h=Sender:Content-Type: Content-Transfer-Encoding:List-Subscribe:List-Help:List-Post:List-Archive: List-Unsubscribe:List-Id:In-Reply-To:From:References:Cc:To:Subject: MIME-Version:Date:Message-ID:Reply-To:Content-ID:Content-Description: Resent-Date:Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID: List-Owner; bh=OUohBNpNI85ds3cwnBh2aNUSChzLV6n/kAmSqY2JKEQ=; b=izvL4hum9qe3vB us33ha3rNerIey+B7CN3NWOq8C+a4h3+K8pDMuHcxpoh3bcufYEnH2/6LJhDfP2DQVSCoMyN2qHvu arMjP5omVIVj20TKgV/FxIMbHk/2DEOn0c1dYO6CYTrDTTKblpBrt+QxH+hHwfw8Nb+HXkZ4B65Tf OZo8ZkLGtpDimGTl6b4FRQTv9rVfopdKwk7iVnu9icy0vfxv/vYhvlnwrPzBQSFnwtOrDYIpO9tRa RIM5eHfK0g2eQRyw1Fdi+FYGUSUQaWxchtYJsT5hQ7UYD7aI/P9AH8q0EEi5yFfJGmUJQM2oUzbHz fmD+j7R77qjczZr01ePA==; Received: from localhost ([::1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.94.2 #2 (Red Hat Linux)) id 1pB97V-006YOf-TC; Fri, 30 Dec 2022 06:43:58 +0000 Received: from phobos.denx.de ([2a01:238:438b:c500:173d:9f52:ddab:ee01]) by bombadil.infradead.org with esmtps (Exim 4.94.2 #2 (Red Hat Linux)) id 1pB974-006Y9K-HA for linux-arm-kernel@lists.infradead.org; Fri, 30 Dec 2022 06:43:33 +0000 Received: from [127.0.0.1] (p578adb1c.dip0.t-ipconnect.de [87.138.219.28]) (using TLSv1.3 with cipher TLS_AES_128_GCM_SHA256 (128/128 bits)) (No client certificate requested) (Authenticated sender: marex@denx.de) by phobos.denx.de (Postfix) with ESMTPSA id 09B47851C7; Fri, 30 Dec 2022 07:43:22 +0100 (CET) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=denx.de; s=phobos-20191101; t=1672382603; bh=rNOFhMwxUmywZCTp7LuVEHGSGhrwS33+RwXuYgvQzuA=; h=Date:Subject:To:Cc:References:From:In-Reply-To:From; b=ltDj5muFSDSS45KvR6lKc7xZyeyDMbhrJH8AHATw7qOz8TH/pHQeNkyCgByEAJKtu NrvtVNhJ9Wm8hwi0ux7WP5QWzM9K51sXIEa0tTkneJqPcd0QTAEcGEIkrPmV1sk24a dP1yRn8VkM2MyaRCD9AZGBALv4JJ3LmihOoN7sXR9QipW06muDTqsKdiFRJ7x0HnbU nxS4K5uF2Stl2TukWGbnJG/kcmM6kX04hTVmNsVFrKvYBdUtk2HYl6C5Q/6IxFfDCu /oLZejzqpPLI4XKxkU2mfePhmDYLobNUJBn+dYH/ef18K/JN1EETbq4Gb8RM1RB/bm wmzPcOKs5OEDQ== Message-ID: <8958eb65-e873-a760-5ca4-a51b36f5e23d@denx.de> Date: Fri, 30 Dec 2022 07:42:13 +0100 MIME-Version: 1.0 User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:102.0) Gecko/20100101 Thunderbird/102.6.0 Subject: Re: [PATCH] mmc: sdhci-of-arasan: Override SDHCI_RETUNING_TIMER_COUNT_MASK on ZynqMP To: Adrian Hunter , linux-mmc@vger.kernel.org Cc: Michal Simek , Ulf Hansson , linux-arm-kernel@lists.infradead.org References: <20221025191500.149167-1-marex@denx.de> <2b523371-7eeb-25f2-8879-76bbf028f4bb@intel.com> Content-Language: en-US From: Marek Vasut In-Reply-To: X-Virus-Scanned: clamav-milter 0.103.6 at phobos.denx.de X-Virus-Status: Clean X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20221229_224331_032157_B76FB52C X-CRM114-Status: GOOD ( 22.34 ) X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.34 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Content-Transfer-Encoding: base64 Content-Type: text/plain; charset="utf-8"; Format="flowed" Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org T24gMTIvMjkvMjIgMTM6NTEsIEFkcmlhbiBIdW50ZXIgd3JvdGU6Cj4gT24gMjYvMTAvMjIgMTI6 MjAsIE1hcmVrIFZhc3V0IHdyb3RlOgo+PiBPbiAxMC8yNi8yMiAwODowNywgQWRyaWFuIEh1bnRl ciB3cm90ZToKPj4+IE9uIDI1LzEwLzIyIDIyOjE1LCBNYXJlayBWYXN1dCB3cm90ZToKPj4+PiBP biBYaWxpbnggWnlucU1QLCB0aGUgcmVnX2NhcGFiaWxpdGllcyAoU0RJTykgUmVnaXN0ZXIKPj4+ Pgo+Pj4+IGh0dHBzOi8vd3d3LnhpbGlueC5jb20vaHRtbGRvY3MvcmVnaXN0ZXJzL3VnMTA4Ny9z ZGlvX19fcmVnX2NhcGFiaWxpdGllcy5odG1sIwo+Pj4+IEFic29sdXRlIEFkZHJlc3PCoCAweDAw RkYxNjAwNDAgKFNEMCkKPj4+PiBSZXNldCBWYWx1ZcKgwqDCoMKgwqDCoCAweDI4MDczN0VDNjQ4 MQo+Pj4+Cj4+Pj4gcmVhbGx5IHJlYWRzIDB4MjAwNzM3RUM2NDgxIC4gVGhlIGludGVyZXN0aW5n IHBhcnQgaXMgdGhlCj4+Pj4gdG9wIDMyIGJpdHMsIHdoaWNoIGFyZSBTREhDSV9DQVBBQklMSVRJ RVNfMSA9IDB4MjAwNy4gVGhlCj4+Pj4gbWlzc2luZyAweDgwMCBpcyBTREhDSV9SRVRVTklOR19U SU1FUl9DT1VOVF9NQVNLPTAsIHdoaWNoCj4+Pj4gbWFrZXMgdGhlIFNESENJIGNvcmUgZGlzYWJs ZSByZXR1bmluZyB0aW1lci4KPj4+Pgo+Pj4+IEZpeCB0aGlzIHVwIGhlcmUgYnkgZXhwbGljaXRs eSBzZXR0aW5nIHR1bmluZ19jb3VudCB0byA4Cj4+Pj4gYXMgaXQgc2hvdWxkIGJlLCBvdGhlcndp c2UgYW4gZU1NQyBtaWdodCBmYWlsIGluIHZhcmlvdXMKPj4+PiB0aGVybWFsIGNvbmRpdGlvbnMK Pj4+Pgo+Pj4+IE5vdGUgdGhhdCB0aGUgZGlmZiBpcyBiZXN0IHNob3duIHdpdGggLXcgb3B0aW9u LCB0aGlzIG1ha2VzIGl0Cj4+Pj4gdmlzaWJsZSB3aGF0IGhhcHBlbmVkIHdpdGggIXNkaGNpX2Fy YXNhbi0+aGFzX2NxZSBjb25kaXRpb25hbCwKPj4+PiB3aGljaCBpcyBwbGFjZWQgYmV0d2VlbiBz ZGhjaV9zZXR1cF9ob3N0KCkgYW5kIF9fc2RoY2lfYWRkX2hvc3QoKQo+Pj4+IGNhbGxzLiBTaW5j ZSBzZGhjaV9hZGRfaG9zdCgpIGlzIGFsc28gYSBzZXF1ZW5jZSBvZiB0aGVzZSB0d28KPj4+PiBj YWxscyBhbmQgaG9zdC0+dHVuaW5nX2NvdW50IG11c3QgYmUgb3ZlcnJpZGVuIGJlZm9yZSBjYWxs aW5nCj4+Pgo+Pj4gb3ZlcnJpZGVuIC0+IG92ZXJyaWRkZW4KPj4KPj4gRml4ZWQKPj4KPj4+PiBf X3NkaGNpX2FkZF9ob3N0KCksIGNhbGwgdGhlIHR3byBjYWxscyBzZXBhcmF0ZWx5IGFuZCBkbyBh bGwKPj4+PiB0aGUgYWRqdXN0bWVudHMgYmV0d2VlbiB0aGVtIGluIGVpdGhlciBjYXNlLgo+Pj4+ Cj4+Pj4gU2lnbmVkLW9mZi1ieTogTWFyZWsgVmFzdXQgPG1hcmV4QGRlbnguZGU+Cj4+Pj4gLS0t Cj4+Pj4gQ2M6IE1pY2hhbCBTaW1layA8bWljaGFsLnNpbWVrQHhpbGlueC5jb20+Cj4+Pj4gQ2M6 IEFkcmlhbiBIdW50ZXIgPGFkcmlhbi5odW50ZXJAaW50ZWwuY29tPgo+Pj4+IENjOiBVbGYgSGFu c3NvbiA8dWxmLmhhbnNzb25AbGluYXJvLm9yZz4KPj4+PiBDYzogbGludXgtYXJtLWtlcm5lbEBs aXN0cy5pbmZyYWRlYWQub3JnCj4+Pj4gVG86IGxpbnV4LW1tY0B2Z2VyLmtlcm5lbC5vcmcKPj4+ PiAtLS0KPj4+PiAgwqAgZHJpdmVycy9tbWMvaG9zdC9zZGhjaS1vZi1hcmFzYW4uYyB8IDU3ICsr KysrKysrKysrKysrKysrKysrLS0tLS0tLS0tLQo+Pj4+ICDCoCAxIGZpbGUgY2hhbmdlZCwgMzgg aW5zZXJ0aW9ucygrKSwgMTkgZGVsZXRpb25zKC0pCj4+Pj4KPj4+PiBkaWZmIC0tZ2l0IGEvZHJp dmVycy9tbWMvaG9zdC9zZGhjaS1vZi1hcmFzYW4uYyBiL2RyaXZlcnMvbW1jL2hvc3Qvc2RoY2kt b2YtYXJhc2FuLmMKPj4+PiBpbmRleCAzOTk3Y2FkMWY3OTNkLi40NjU0OThmMmE3YzBmIDEwMDY0 NAo+Pj4+IC0tLSBhL2RyaXZlcnMvbW1jL2hvc3Qvc2RoY2ktb2YtYXJhc2FuLmMKPj4+PiArKysg Yi9kcml2ZXJzL21tYy9ob3N0L3NkaGNpLW9mLWFyYXNhbi5jCj4+Pj4gQEAgLTE1MjEsMzcgKzE1 MjEsNTYgQEAgc3RhdGljIGludCBzZGhjaV9hcmFzYW5fcmVnaXN0ZXJfc2RjbGsoc3RydWN0IHNk aGNpX2FyYXNhbl9kYXRhICpzZGhjaV9hcmFzYW4sCj4+Pj4gIMKgwqDCoMKgwqAgcmV0dXJuIDA7 Cj4+Pj4gIMKgIH0KPj4+PiAgwqAgLXN0YXRpYyBpbnQgc2RoY2lfYXJhc2FuX2FkZF9ob3N0KHN0 cnVjdCBzZGhjaV9hcmFzYW5fZGF0YSAqc2RoY2lfYXJhc2FuKQo+Pj4+ICtzdGF0aWMgaW50IHNk aGNpX2FyYXNhbl9hZGRfaG9zdChzdHJ1Y3Qgc2RoY2lfYXJhc2FuX2RhdGEgKnNkaGNpX2FyYXNh biwKPj4+PiArwqDCoMKgwqDCoMKgwqDCoMKgwqDCoMKgwqDCoMKgwqAgc3RydWN0IGRldmljZSAq ZGV2KQo+Pj4+ICDCoCB7Cj4+Pj4gIMKgwqDCoMKgwqAgc3RydWN0IHNkaGNpX2hvc3QgKmhvc3Qg PSBzZGhjaV9hcmFzYW4tPmhvc3Q7Cj4+Pj4gIMKgwqDCoMKgwqAgc3RydWN0IGNxaGNpX2hvc3Qg KmNxX2hvc3Q7Cj4+Pj4gIMKgwqDCoMKgwqAgYm9vbCBkbWE2NDsKPj4+PiAgwqDCoMKgwqDCoCBp bnQgcmV0Owo+Pj4+ICDCoCAtwqDCoMKgIGlmICghc2RoY2lfYXJhc2FuLT5oYXNfY3FlKQo+Pj4+ IC3CoMKgwqDCoMKgwqDCoCByZXR1cm4gc2RoY2lfYWRkX2hvc3QoaG9zdCk7Cj4+Pj4gLQo+Pj4+ ICDCoMKgwqDCoMKgIHJldCA9IHNkaGNpX3NldHVwX2hvc3QoaG9zdCk7Cj4+Pj4gIMKgwqDCoMKg wqAgaWYgKHJldCkKPj4+PiAgwqDCoMKgwqDCoMKgwqDCoMKgIHJldHVybiByZXQ7Cj4+Pj4gIMKg IC3CoMKgwqAgY3FfaG9zdCA9IGRldm1fa3phbGxvYyhob3N0LT5tbWMtPnBhcmVudCwKPj4+PiAt wqDCoMKgwqDCoMKgwqDCoMKgwqDCoMKgwqDCoMKgwqDCoMKgIHNpemVvZigqY3FfaG9zdCksIEdG UF9LRVJORUwpOwo+Pj4+IC3CoMKgwqAgaWYgKCFjcV9ob3N0KSB7Cj4+Pj4gLcKgwqDCoMKgwqDC oMKgIHJldCA9IC1FTk9NRU07Cj4+Pj4gLcKgwqDCoMKgwqDCoMKgIGdvdG8gY2xlYW51cDsKPj4+ PiAtwqDCoMKgIH0KPj4+PiArwqDCoMKgIC8qCj4+Pj4gK8KgwqDCoMKgICogT24gWGlsaW54IFp5 bnFNUCwgdGhlIHJlZ19jYXBhYmlsaXRpZXMgKFNESU8pIFJlZ2lzdGVyCj4+Pj4gK8KgwqDCoMKg ICoKPj4+PiArwqDCoMKgwqAgKiBodHRwczovL3d3dy54aWxpbnguY29tL2h0bWxkb2NzL3JlZ2lz dGVycy91ZzEwODcvc2Rpb19fX3JlZ19jYXBhYmlsaXRpZXMuaHRtbCMKPj4+PiArwqDCoMKgwqAg KiBBYnNvbHV0ZSBBZGRyZXNzwqAgMHgwMEZGMTYwMDQwIChTRDApCj4+Pj4gK8KgwqDCoMKgICog UmVzZXQgVmFsdWXCoMKgwqDCoMKgwqDCoMKgIDB4MjgwNzM3RUM2NDgxCj4+Pj4gK8KgwqDCoMKg ICoKPj4+PiArwqDCoMKgwqAgKiByZWFsbHkgcmVhZHMgMHgyMDA3MzdFQzY0ODEgLiBUaGUgaW50 ZXJlc3RpbmcgcGFydCBpcyB0aGUKPj4+PiArwqDCoMKgwqAgKiB0b3AgMzIgYml0cywgd2hpY2gg YXJlIFNESENJX0NBUEFCSUxJVElFU18xID0gMHgyMDA3LiBUaGUKPj4+PiArwqDCoMKgwqAgKiBt aXNzaW5nIDB4ODAwIGlzIFNESENJX1JFVFVOSU5HX1RJTUVSX0NPVU5UX01BU0s9MCwgd2hpY2gK Pj4+PiArwqDCoMKgwqAgKiBtYWtlcyB0aGUgU0RIQ0kgY29yZSBkaXNhYmxlIHJldHVuaW5nIHRp bWVyLgo+Pj4KPj4+IEFyZSB5b3UgYXdhcmUgdGhhdCBjYXBzIGNhbiBiZSBjaGFuZ2VkIGluIERU IHZpYSAic2RoY2ktY2FwcyIgYW5kCj4+PiAic2RoY2ktY2Fwcy1tYXNrIiA/Cj4+Cj4+IE5vLCBJ IHdhc24ndCBhd2FyZSBvZiB0aG9zZS4KPj4KPj4gSXMgdGhhdCB0aGUgcHJlZmVycmVkIGFwcHJv YWNoIHRvIHRoaXMgZml4LCBvdmVyIGhhbmRsaW5nIGl0IGluIHRoZSBkcml2ZXIgPwo+IAo+IEkg Z3Vlc3MgaWRlYWxseS4gIE1haW5saW5lIGRvZXMgbm90IHJlYWxseSBuZWVkIHRoZSBkcml2ZXIK PiBmaXggYmVjYXVzZSBpdCBzZWVtcyBpdCBjYW4gYmUgZG9uZSBieSBEVC4gIE9sZGVyIGtlcm5l bHMKPiBhcmUgYSBzZXBhcmF0ZSBpc3N1ZSByZWFsbHkuCj4gCj4+Cj4+IEkgdGhpbmsgdGhlIGRy aXZlci1zaWRlIGZpeCB3b3VsZCBiZSBwcmVmZXJhYmxlLCBiZWNhdXNlIGl0IGFsc28gZml4ZXMg c3lzdGVtcyB3aGljaCB1c2UgbGVnYWN5IERUcyB3aXRob3V0IHRoZSBzZGhjaS1jYXBzIHByb3Bl cnRpZXMsIHdoaWNoIHdvdWxkIGJlIGFsbCBaeW5xTVAgc3lzdGVtcyB0aHVzIGZhci4KPiAKPiBZ b3UgY291bGQgYmFja3BvcnQgc3VwcG9ydCBvZiB0aGUgcHJvcGVydGllcyAic2RoY2ktY2FwcyIK PiBhbmQgInNkaGNpLWNhcHMtbWFzayIuCgpUaGlzIHdvbid0IGhlbHAuIFZpdmFkbyAodGhlIHhp bGlueCBGUEdBIGRlc2lnbiB0b29sKSBpcyBjYXBhYmxlIG9mIApnZW5lcmF0aW5nIERUcywgc28g eW91IGNhbiBlbmQgdXAgd2l0aCBhIGNvbWJpbmF0aW9uIG9mIG5ldyBMaW51eCBrZXJuZWwgCmFu ZCBvbGQgZ2VuZXJhdGVkIERULCB3aGljaCBpcyBzdGlsbCBtaXNzaW5nIHRoZSAKc2RoY2ktY2Fw cy9zZGhjaS1jYXBzLW1hc2sgLgoKX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19f X19fX19fX19fX18KbGludXgtYXJtLWtlcm5lbCBtYWlsaW5nIGxpc3QKbGludXgtYXJtLWtlcm5l bEBsaXN0cy5pbmZyYWRlYWQub3JnCmh0dHA6Ly9saXN0cy5pbmZyYWRlYWQub3JnL21haWxtYW4v bGlzdGluZm8vbGludXgtYXJtLWtlcm5lbAo=