From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1751419AbeAYNqU (ORCPT ); Thu, 25 Jan 2018 08:46:20 -0500 Received: from mail-he1eur01on0062.outbound.protection.outlook.com ([104.47.0.62]:54176 "EHLO EUR01-HE1-obe.outbound.protection.outlook.com" rhost-flags-OK-OK-OK-FAIL) by vger.kernel.org with ESMTP id S1751114AbeAYNqS (ORCPT ); Thu, 25 Jan 2018 08:46:18 -0500 From: "A.s. Dong" To: Fabio Estevam CC: linux-clk , Jacky Bai , "Anson Huang" , Michael Turquette , Stephen Boyd , linux-kernel , dl-linux-imx , "Fabio Estevam" , Shawn Guo , "moderated list:ARM/FREESCALE IMX / MXC ARM ARCHITECTURE" Subject: RE: [PATCH V3 10/10] add imx7ulp support Thread-Topic: [PATCH V3 10/10] add imx7ulp support Thread-Index: AQHTkScaHVP7ZX4ad0OQookhCHgvAqOEnKuAgAAFUrA= Date: Thu, 25 Jan 2018 13:46:11 +0000 Message-ID: References: <1516367470-24340-1-git-send-email-aisheng.dong@nxp.com> <1516367470-24340-11-git-send-email-aisheng.dong@nxp.com> In-Reply-To: Accept-Language: zh-CN, en-US Content-Language: en-US X-MS-Has-Attach: X-MS-TNEF-Correlator: authentication-results: spf=none (sender IP is ) smtp.mailfrom=aisheng.dong@nxp.com; x-originating-ip: [185.114.77.231] x-ms-publictraffictype: Email x-microsoft-exchange-diagnostics: 1;AM3PR04MB516;7:Yp09mi0dkWBLn4Kkkf4eGc/JH8SZazuV3e6hL0ge/7Cssj/rLJc8PSd56/lpGyKey065GyDiyt6NLjbBmmdrrZDhQ+LJJCNmErbUJZ/Y+wBYTvvRGHKeVu12uZyY4vtrACJkTfRTpIt1qd8sLR37lKjEF9u/Jcjn9WMclVBIIQhz37TLP56eLMjxSw22OQuli6av3+GRXZzhiut5hSVJFSKUldierBbw0jTOUwwjbPDd03quOrkgvaOZwuH41S3S x-ms-exchange-antispam-srfa-diagnostics: SSOS;SSOR; x-ms-office365-filtering-ht: Tenant x-ms-office365-filtering-correlation-id: cbc8721b-457d-4d54-c510-08d563f9ff10 x-microsoft-antispam: UriScan:;BCL:0;PCL:0;RULEID:(7020095)(4652020)(4534165)(4627221)(201703031133081)(201702281549075)(48565401081)(5600026)(4604075)(3008032)(2017052603307)(7153060)(7193020);SRVR:AM3PR04MB516; x-ms-traffictypediagnostic: AM3PR04MB516: x-microsoft-antispam-prvs: x-exchange-antispam-report-test: UriScan:(9452136761055)(185117386973197)(85827821059158)(258649278758335); x-exchange-antispam-report-cfa-test: BCL:0;PCL:0;RULEID:(6040501)(2401047)(8121501046)(5005006)(3002001)(93006095)(93001095)(10201501046)(3231023)(2400081)(944501161)(6055026)(6041288)(20161123560045)(201703131423095)(201702281528075)(20161123555045)(201703061421075)(201703061406153)(20161123562045)(20161123564045)(20161123558120)(6072148)(201708071742011);SRVR:AM3PR04MB516;BCL:0;PCL:0;RULEID:;SRVR:AM3PR04MB516; x-forefront-prvs: 0563F2E8B7 x-forefront-antispam-report: SFV:NSPM;SFS:(10009020)(396003)(346002)(39860400002)(376002)(366004)(39380400002)(189003)(199004)(13464003)(25786009)(4326008)(102836004)(316002)(229853002)(39060400002)(5250100002)(6246003)(81166006)(3280700002)(81156014)(2900100001)(106356001)(105586002)(8676002)(6436002)(33656002)(6116002)(3660700001)(53936002)(2906002)(6506007)(7696005)(59450400001)(53546011)(76176011)(55016002)(66066001)(5660300001)(6916009)(8936002)(9686003)(2950100002)(7736002)(3846002)(86362001)(74316002)(54906003)(14454004)(186003)(97736004)(99286004)(1411001)(26005)(478600001)(305945005)(68736007)(2004002);DIR:OUT;SFP:1101;SCL:1;SRVR:AM3PR04MB516;H:AM3PR04MB306.eurprd04.prod.outlook.com;FPR:;SPF:None;PTR:InfoNoRecords;MX:1;A:1;LANG:en; x-microsoft-antispam-message-info: nT+2tlwi3q/8lLf9q72uxU2zfVZfq3kz+u17ucquVlK097o3C5wvAGzlEe/4aoveMApyu0XgOKlXBZbir5W9Zw== spamdiagnosticoutput: 1:99 spamdiagnosticmetadata: NSPM Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 X-OriginatorOrg: nxp.com X-MS-Exchange-CrossTenant-Network-Message-Id: cbc8721b-457d-4d54-c510-08d563f9ff10 X-MS-Exchange-CrossTenant-originalarrivaltime: 25 Jan 2018 13:46:11.8995 (UTC) X-MS-Exchange-CrossTenant-fromentityheader: Hosted X-MS-Exchange-CrossTenant-id: 686ea1d3-bc2b-4c6f-a92c-d99c5c301635 X-MS-Exchange-Transport-CrossTenantHeadersStamped: AM3PR04MB516 Sender: linux-kernel-owner@vger.kernel.org List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Content-Transfer-Encoding: 8bit X-MIME-Autoconverted: from base64 to 8bit by mail.home.local id w0PDkQ8r007477 Hi Fabio, This patch (Patch 10) is used for test and was sent out by accidently, not formal one. I also explained in another email. Guess you may not see it. Really sorry for the inconvenience. Regards Dong Aisheng > -----Original Message----- > From: Fabio Estevam [mailto:festevam@gmail.com] > Sent: Thursday, January 25, 2018 9:22 PM > To: A.s. Dong > Cc: linux-clk ; Jacky Bai ; > Anson Huang ; Michael Turquette > ; Stephen Boyd ; linux- > kernel ; dl-linux-imx ; > Fabio Estevam ; Shawn Guo > ; moderated list:ARM/FREESCALE IMX / MXC ARM > ARCHITECTURE > Subject: Re: [PATCH V3 10/10] add imx7ulp support > > On Fri, Jan 19, 2018 at 11:11 AM, Dong Aisheng > wrote: > > Please always add a commit log. > > > Signed-off-by: Dong Aisheng > > > --- > > arch/arm/boot/dts/Makefile | 2 + > > arch/arm/boot/dts/imx7ulp-evk.dts | 87 +++++++++++++++ > > arch/arm/boot/dts/imx7ulp.dtsi | 202 > +++++++++++++++++++++++++++++++++++ > > arch/arm/configs/imx_v6_v7_defconfig | 16 ++- > > arch/arm/mach-imx/Kconfig | 9 ++ > > arch/arm/mach-imx/Makefile | 1 + > > arch/arm/mach-imx/common.h | 1 + > > arch/arm/mach-imx/cpu.c | 3 + > > arch/arm/mach-imx/mach-imx7ulp.c | 37 +++++++ > > arch/arm/mach-imx/mxc.h | 1 + > > arch/arm/mach-imx/pm-imx7ulp.c | 32 ++++++ > > 11 files changed, 381 insertions(+), 10 deletions(-) create mode > > 100644 arch/arm/boot/dts/imx7ulp-evk.dts create mode 100644 > > arch/arm/boot/dts/imx7ulp.dtsi create mode 100644 > > arch/arm/mach-imx/mach-imx7ulp.c create mode 100644 > > arch/arm/mach-imx/pm-imx7ulp.c > > > > diff --git a/arch/arm/boot/dts/Makefile b/arch/arm/boot/dts/Makefile > > index d0381e9..3257e71 100644 > > --- a/arch/arm/boot/dts/Makefile > > +++ b/arch/arm/boot/dts/Makefile > > @@ -519,6 +519,8 @@ dtb-$(CONFIG_SOC_IMX7D) += \ > > imx7d-sdb-sht11.dtb \ > > imx7s-colibri-eval-v3.dtb \ > > imx7s-warp.dtb > > +dtb-$(CONFIG_SOC_IMX7ULP) += \ > > + imx7ulp-evk.dtb > > dtb-$(CONFIG_SOC_LS1021A) += \ > > ls1021a-qds.dtb \ > > ls1021a-twr.dtb > > diff --git a/arch/arm/boot/dts/imx7ulp-evk.dts > > b/arch/arm/boot/dts/imx7ulp-evk.dts > > new file mode 100644 > > index 0000000..cc4e6ef > > --- /dev/null > > +++ b/arch/arm/boot/dts/imx7ulp-evk.dts > > @@ -0,0 +1,87 @@ > > +/* > > + * Copyright 2017 NXP > > + * > > + * This program is free software; you can redistribute it and/or > > +modify > > + * it under the terms of the GNU General Public License version 2 as > > + * published by the Free Software Foundation. > > Please use SPDX identifier. > > > > + */ > > + > > +/dts-v1/; > > + > > +#include "imx7ulp.dtsi" > > + > > +/ { > > + model = "NXP i.MX7ULP EVK"; > > + compatible = "fsl,imx7ulp-evk", "fsl,imx7ulp", "Generic DT > > +based system"; > > Please remove the '"Generic DT based system" entry. > > > > + > > + chosen { > > + bootargs = "console=ttyLP0,115200 > earlycon=lpuart32,0x402D0010,115200"; > > + stdout-path = &lpuart4; > > Better remove bootargs. > > > > + }; > > + > > + memory { > > memory@60000000 , otherwise building with W=1 will give you warning. > > Please make sure that you don't get dtc warnings with W=1. > > > + device_type = "memory"; > > + reg = <0x60000000 0x40000000>; > > + }; > > +}; > > + > > +&lpuart4 { > > + pinctrl-names = "default"; > > + pinctrl-0 = <&pinctrl_lpuart4>; > > + status = "okay"; > > +}; > > + > > +&usdhc0 { > > + pinctrl-names = "default"; > > + pinctrl-0 = <>; > > + pinctrl-0 = <&pinctrl_usdhc0_cmd_data>, <&pinctrl_usdhc0_clk>; > > +// <&pinctrl_usdhc0_cd>, <&pinctrl_usdhc0_rst>; > > Just remove the line instead of commenting it. > > > diff --git a/arch/arm/boot/dts/imx7ulp.dtsi > > b/arch/arm/boot/dts/imx7ulp.dtsi new file mode 100644 index > > 0000000..05410ba > > --- /dev/null > > +++ b/arch/arm/boot/dts/imx7ulp.dtsi > > @@ -0,0 +1,202 @@ > > +/* > > + * Copyright NXP > > No year information? > > > > + * > > + * This program is free software; you can redistribute it and/or > > + modify > > + * it under the terms of the GNU General Public License version 2 as > > + * published by the Free Software Foundation. > > > Please use SPDX identifier instead. > > > diff --git a/arch/arm/configs/imx_v6_v7_defconfig > > b/arch/arm/configs/imx_v6_v7_defconfig > > index 0d44949..3ce8ff6 100644 > > --- a/arch/arm/configs/imx_v6_v7_defconfig > > +++ b/arch/arm/configs/imx_v6_v7_defconfig > > @@ -41,6 +41,7 @@ CONFIG_SOC_IMX6SL=y > > CONFIG_SOC_IMX6SX=y > > CONFIG_SOC_IMX6UL=y > > CONFIG_SOC_IMX7D=y > > +CONFIG_SOC_IMX7ULP=y > > This should be part of a separate patch. > > > > CONFIG_SOC_VF610=y > > CONFIG_PCI=y > > CONFIG_PCI_MSI=y > > @@ -48,9 +49,7 @@ CONFIG_PCI_IMX6=y > > CONFIG_SMP=y > > CONFIG_ARM_PSCI=y > > CONFIG_PREEMPT_VOLUNTARY=y > > -CONFIG_AEABI=y > > CONFIG_HIGHMEM=y > > -CONFIG_CMA=y > > CONFIG_FORCE_MAX_ZONEORDER=14 > > CONFIG_CMDLINE="noinitrd console=ttymxc0,115200" > > CONFIG_KEXEC=y > > @@ -81,7 +80,6 @@ CONFIG_CAN_FLEXCAN=y CONFIG_BT=y > > CONFIG_BT_HCIUART=y CONFIG_BT_HCIUART_H4=y - > CONFIG_BT_HCIUART_LL=y > > CONFIG_CFG80211=y CONFIG_CFG80211_WEXT=y CONFIG_MAC80211=y > @@ -90,7 > > +88,6 @@ CONFIG_RFKILL_INPUT=y CONFIG_DEVTMPFS=y > > CONFIG_DEVTMPFS_MOUNT=y # CONFIG_STANDALONE is not set > > -CONFIG_DMA_CMA=y > > CONFIG_CMA_SIZE_MBYTES=64 > > CONFIG_IMX_WEIM=y > > CONFIG_CONNECTOR=y > > @@ -167,9 +164,9 @@ CONFIG_MOUSE_PS2_ELANTECH=y > > CONFIG_INPUT_TOUCHSCREEN=y CONFIG_TOUCHSCREEN_ADS7846=y > > CONFIG_TOUCHSCREEN_EGALAX=y > > +CONFIG_TOUCHSCREEN_MAX11801=y > > CONFIG_TOUCHSCREEN_IMX6UL_TSC=y > > CONFIG_TOUCHSCREEN_EDT_FT5X06=y > > -CONFIG_TOUCHSCREEN_MAX11801=y > > CONFIG_TOUCHSCREEN_MC13783=y > > CONFIG_TOUCHSCREEN_TSC2004=y > > CONFIG_TOUCHSCREEN_TSC2007=y > > @@ -178,7 +175,6 @@ CONFIG_TOUCHSCREEN_SX8654=y > > CONFIG_TOUCHSCREEN_COLIBRI_VF50=y CONFIG_INPUT_MISC=y > > CONFIG_INPUT_MMA8450=y -CONFIG_HID_MULTITOUCH=y > > CONFIG_SERIO_SERPORT=m # CONFIG_LEGACY_PTYS is not set > > CONFIG_SERIAL_IMX=y @@ -228,13 +224,13 @@ > CONFIG_REGULATOR_GPIO=y > > CONFIG_REGULATOR_MC13783=y CONFIG_REGULATOR_MC13892=y > > CONFIG_REGULATOR_PFUZE100=y > > +CONFIG_RC_CORE=y > > +CONFIG_RC_DEVICES=y > > +CONFIG_IR_GPIO_CIR=y > > CONFIG_MEDIA_SUPPORT=y > > CONFIG_MEDIA_CAMERA_SUPPORT=y > > -CONFIG_RC_CORE=y > > CONFIG_MEDIA_CONTROLLER=y > > CONFIG_VIDEO_V4L2_SUBDEV_API=y > > -CONFIG_RC_DEVICES=y > > -CONFIG_IR_GPIO_CIR=y > > CONFIG_MEDIA_USB_SUPPORT=y > > CONFIG_USB_VIDEO_CLASS=m > > CONFIG_V4L_PLATFORM_DRIVERS=y > > @@ -245,7 +241,6 @@ CONFIG_VIDEO_CODA=m # > > CONFIG_MEDIA_SUBDRV_AUTOSELECT is not set > CONFIG_VIDEO_ADV7180=m > > CONFIG_VIDEO_OV5640=m -CONFIG_SOC_CAMERA_OV2640=y > > CONFIG_IMX_IPUV3_CORE=y CONFIG_DRM=y > CONFIG_DRM_PANEL_SIMPLE=y @@ > > -283,6 +278,7 @@ CONFIG_SND_SOC_CS42XX8_I2C=y > > CONFIG_SND_SOC_TLV320AIC3X=y CONFIG_SND_SOC_WM8960=y > > CONFIG_SND_SIMPLE_CARD=y > > +CONFIG_HID_MULTITOUCH=y > > Don't do the defconfig cleanup in the same patch. > > > CONFIG_USB=y > > CONFIG_USB_EHCI_HCD=y > > CONFIG_USB_EHCI_MXC=y > > diff --git a/arch/arm/mach-imx/Kconfig b/arch/arm/mach-imx/Kconfig > > index 782699e..54002c3 100644 > > --- a/arch/arm/mach-imx/Kconfig > > +++ b/arch/arm/mach-imx/Kconfig > > @@ -554,6 +554,15 @@ comment "Cortex-A/Cortex-M asymmetric > multiprocessing platforms" > > > > if ARCH_MULTI_V7 || ARM_SINGLE_ARMV7M > > > > +config SOC_IMX7ULP > > + bool "i.MX7ULP support" > > + select ARM_GIC > > + select CLKSRC_IMX_TPM > > + select HAVE_ARM_ARCH_TIMER > > + select PINCTRL_IMX7ULP > > + help > > + This enables support for Freescale i.MX7 Ultra Low Power processor. > > + > > config SOC_VF610 > > bool "Vybrid Family VF610 support" > > select ARM_GIC if ARCH_MULTI_V7 diff --git > > a/arch/arm/mach-imx/Makefile b/arch/arm/mach-imx/Makefile index > > 8ff7105..69c2517 100644 > > --- a/arch/arm/mach-imx/Makefile > > +++ b/arch/arm/mach-imx/Makefile > > arch/arm/mach-imx changes can also go in a different patch. From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: From: "A.s. Dong" To: Fabio Estevam CC: linux-clk , Jacky Bai , "Anson Huang" , Michael Turquette , Stephen Boyd , linux-kernel , dl-linux-imx , "Fabio Estevam" , Shawn Guo , "moderated list:ARM/FREESCALE IMX / MXC ARM ARCHITECTURE" Subject: RE: [PATCH V3 10/10] add imx7ulp support Date: Thu, 25 Jan 2018 13:46:11 +0000 Message-ID: References: <1516367470-24340-1-git-send-email-aisheng.dong@nxp.com> <1516367470-24340-11-git-send-email-aisheng.dong@nxp.com> In-Reply-To: Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 List-ID: SGkgRmFiaW8sDQoNClRoaXMgcGF0Y2ggKFBhdGNoIDEwKSBpcyB1c2VkIGZvciB0ZXN0IGFuZCB3 YXMgc2VudCBvdXQgYnkgYWNjaWRlbnRseSwgbm90IGZvcm1hbCBvbmUuDQpJIGFsc28gZXhwbGFp bmVkIGluIGFub3RoZXIgZW1haWwuIEd1ZXNzIHlvdSBtYXkgbm90IHNlZSBpdC4NCg0KUmVhbGx5 IHNvcnJ5IGZvciB0aGUgaW5jb252ZW5pZW5jZS4NCg0KUmVnYXJkcw0KRG9uZyBBaXNoZW5nDQoN Cj4gLS0tLS1PcmlnaW5hbCBNZXNzYWdlLS0tLS0NCj4gRnJvbTogRmFiaW8gRXN0ZXZhbSBbbWFp bHRvOmZlc3RldmFtQGdtYWlsLmNvbV0NCj4gU2VudDogVGh1cnNkYXksIEphbnVhcnkgMjUsIDIw MTggOToyMiBQTQ0KPiBUbzogQS5zLiBEb25nIDxhaXNoZW5nLmRvbmdAbnhwLmNvbT4NCj4gQ2M6 IGxpbnV4LWNsayA8bGludXgtY2xrQHZnZXIua2VybmVsLm9yZz47IEphY2t5IEJhaSA8cGluZy5i YWlAbnhwLmNvbT47DQo+IEFuc29uIEh1YW5nIDxhbnNvbi5odWFuZ0BueHAuY29tPjsgTWljaGFl bCBUdXJxdWV0dGUNCj4gPG10dXJxdWV0dGVAYmF5bGlicmUuY29tPjsgU3RlcGhlbiBCb3lkIDxz Ym95ZEBjb2RlYXVyb3JhLm9yZz47IGxpbnV4LQ0KPiBrZXJuZWwgPGxpbnV4LWtlcm5lbEB2Z2Vy Lmtlcm5lbC5vcmc+OyBkbC1saW51eC1pbXggPGxpbnV4LWlteEBueHAuY29tPjsNCj4gRmFiaW8g RXN0ZXZhbSA8ZmFiaW8uZXN0ZXZhbUBueHAuY29tPjsgU2hhd24gR3VvDQo+IDxzaGF3bmd1b0Br ZXJuZWwub3JnPjsgbW9kZXJhdGVkIGxpc3Q6QVJNL0ZSRUVTQ0FMRSBJTVggLyBNWEMgQVJNDQo+ IEFSQ0hJVEVDVFVSRSA8bGludXgtYXJtLWtlcm5lbEBsaXN0cy5pbmZyYWRlYWQub3JnPg0KPiBT dWJqZWN0OiBSZTogW1BBVENIIFYzIDEwLzEwXSBhZGQgaW14N3VscCBzdXBwb3J0DQo+IA0KPiBP biBGcmksIEphbiAxOSwgMjAxOCBhdCAxMToxMSBBTSwgRG9uZyBBaXNoZW5nIDxhaXNoZW5nLmRv bmdAbnhwLmNvbT4NCj4gd3JvdGU6DQo+IA0KPiBQbGVhc2UgYWx3YXlzIGFkZCBhIGNvbW1pdCBs b2cuDQo+IA0KPiA+IFNpZ25lZC1vZmYtYnk6IERvbmcgQWlzaGVuZyA8YWlzaGVuZy5kb25nQG54 cC5jb20+DQo+IA0KPiA+IC0tLQ0KPiA+ICBhcmNoL2FybS9ib290L2R0cy9NYWtlZmlsZSAgICAg ICAgICAgfCAgIDIgKw0KPiA+ICBhcmNoL2FybS9ib290L2R0cy9pbXg3dWxwLWV2ay5kdHMgICAg fCAgODcgKysrKysrKysrKysrKysrDQo+ID4gIGFyY2gvYXJtL2Jvb3QvZHRzL2lteDd1bHAuZHRz aSAgICAgICB8IDIwMg0KPiArKysrKysrKysrKysrKysrKysrKysrKysrKysrKysrKysrKw0KPiA+ ICBhcmNoL2FybS9jb25maWdzL2lteF92Nl92N19kZWZjb25maWcgfCAgMTYgKystDQo+ID4gIGFy Y2gvYXJtL21hY2gtaW14L0tjb25maWcgICAgICAgICAgICB8ICAgOSArKw0KPiA+ICBhcmNoL2Fy bS9tYWNoLWlteC9NYWtlZmlsZSAgICAgICAgICAgfCAgIDEgKw0KPiA+ICBhcmNoL2FybS9tYWNo LWlteC9jb21tb24uaCAgICAgICAgICAgfCAgIDEgKw0KPiA+ICBhcmNoL2FybS9tYWNoLWlteC9j cHUuYyAgICAgICAgICAgICAgfCAgIDMgKw0KPiA+ICBhcmNoL2FybS9tYWNoLWlteC9tYWNoLWlt eDd1bHAuYyAgICAgfCAgMzcgKysrKysrKw0KPiA+ICBhcmNoL2FybS9tYWNoLWlteC9teGMuaCAg ICAgICAgICAgICAgfCAgIDEgKw0KPiA+ICBhcmNoL2FybS9tYWNoLWlteC9wbS1pbXg3dWxwLmMg ICAgICAgfCAgMzIgKysrKysrDQo+ID4gIDExIGZpbGVzIGNoYW5nZWQsIDM4MSBpbnNlcnRpb25z KCspLCAxMCBkZWxldGlvbnMoLSkgIGNyZWF0ZSBtb2RlDQo+ID4gMTAwNjQ0IGFyY2gvYXJtL2Jv b3QvZHRzL2lteDd1bHAtZXZrLmR0cyAgY3JlYXRlIG1vZGUgMTAwNjQ0DQo+ID4gYXJjaC9hcm0v Ym9vdC9kdHMvaW14N3VscC5kdHNpICBjcmVhdGUgbW9kZSAxMDA2NDQNCj4gPiBhcmNoL2FybS9t YWNoLWlteC9tYWNoLWlteDd1bHAuYyAgY3JlYXRlIG1vZGUgMTAwNjQ0DQo+ID4gYXJjaC9hcm0v bWFjaC1pbXgvcG0taW14N3VscC5jDQo+ID4NCj4gPiBkaWZmIC0tZ2l0IGEvYXJjaC9hcm0vYm9v dC9kdHMvTWFrZWZpbGUgYi9hcmNoL2FybS9ib290L2R0cy9NYWtlZmlsZQ0KPiA+IGluZGV4IGQw MzgxZTkuLjMyNTdlNzEgMTAwNjQ0DQo+ID4gLS0tIGEvYXJjaC9hcm0vYm9vdC9kdHMvTWFrZWZp bGUNCj4gPiArKysgYi9hcmNoL2FybS9ib290L2R0cy9NYWtlZmlsZQ0KPiA+IEBAIC01MTksNiAr NTE5LDggQEAgZHRiLSQoQ09ORklHX1NPQ19JTVg3RCkgKz0gXA0KPiA+ICAgICAgICAgaW14N2Qt c2RiLXNodDExLmR0YiBcDQo+ID4gICAgICAgICBpbXg3cy1jb2xpYnJpLWV2YWwtdjMuZHRiIFwN Cj4gPiAgICAgICAgIGlteDdzLXdhcnAuZHRiDQo+ID4gK2R0Yi0kKENPTkZJR19TT0NfSU1YN1VM UCkgKz0gXA0KPiA+ICsgICAgICAgaW14N3VscC1ldmsuZHRiDQo+ID4gIGR0Yi0kKENPTkZJR19T T0NfTFMxMDIxQSkgKz0gXA0KPiA+ICAgICAgICAgbHMxMDIxYS1xZHMuZHRiIFwNCj4gPiAgICAg ICAgIGxzMTAyMWEtdHdyLmR0Yg0KPiA+IGRpZmYgLS1naXQgYS9hcmNoL2FybS9ib290L2R0cy9p bXg3dWxwLWV2ay5kdHMNCj4gPiBiL2FyY2gvYXJtL2Jvb3QvZHRzL2lteDd1bHAtZXZrLmR0cw0K PiA+IG5ldyBmaWxlIG1vZGUgMTAwNjQ0DQo+ID4gaW5kZXggMDAwMDAwMC4uY2M0ZTZlZg0KPiA+ IC0tLSAvZGV2L251bGwNCj4gPiArKysgYi9hcmNoL2FybS9ib290L2R0cy9pbXg3dWxwLWV2ay5k dHMNCj4gPiBAQCAtMCwwICsxLDg3IEBADQo+ID4gKy8qDQo+ID4gKyAqIENvcHlyaWdodCAyMDE3 IE5YUA0KPiA+ICsgKg0KPiA+ICsgKiBUaGlzIHByb2dyYW0gaXMgZnJlZSBzb2Z0d2FyZTsgeW91 IGNhbiByZWRpc3RyaWJ1dGUgaXQgYW5kL29yDQo+ID4gK21vZGlmeQ0KPiA+ICsgKiBpdCB1bmRl ciB0aGUgdGVybXMgb2YgdGhlIEdOVSBHZW5lcmFsIFB1YmxpYyBMaWNlbnNlIHZlcnNpb24gMiBh cw0KPiA+ICsgKiBwdWJsaXNoZWQgYnkgdGhlIEZyZWUgU29mdHdhcmUgRm91bmRhdGlvbi4NCj4g DQo+IFBsZWFzZSB1c2UgU1BEWCBpZGVudGlmaWVyLg0KPiANCj4gDQo+ID4gKyAqLw0KPiA+ICsN Cj4gPiArL2R0cy12MS87DQo+ID4gKw0KPiA+ICsjaW5jbHVkZSAiaW14N3VscC5kdHNpIg0KPiA+ ICsNCj4gPiArLyB7DQo+ID4gKyAgICAgICBtb2RlbCA9ICJOWFAgaS5NWDdVTFAgRVZLIjsNCj4g PiArICAgICAgIGNvbXBhdGlibGUgPSAiZnNsLGlteDd1bHAtZXZrIiwgImZzbCxpbXg3dWxwIiwg IkdlbmVyaWMgRFQNCj4gPiArYmFzZWQgc3lzdGVtIjsNCj4gDQo+IFBsZWFzZSByZW1vdmUgdGhl ICciR2VuZXJpYyBEVCBiYXNlZCBzeXN0ZW0iIGVudHJ5Lg0KPiANCj4gDQo+ID4gKw0KPiA+ICsg ICAgICAgY2hvc2VuIHsNCj4gPiArICAgICAgICAgICAgICAgYm9vdGFyZ3MgPSAiY29uc29sZT10 dHlMUDAsMTE1MjAwDQo+IGVhcmx5Y29uPWxwdWFydDMyLDB4NDAyRDAwMTAsMTE1MjAwIjsNCj4g PiArICAgICAgICAgICAgICAgc3Rkb3V0LXBhdGggPSAmbHB1YXJ0NDsNCj4gDQo+IEJldHRlciBy ZW1vdmUgYm9vdGFyZ3MuDQo+IA0KPiANCj4gPiArICAgICAgIH07DQo+ID4gKw0KPiA+ICsgICAg ICAgbWVtb3J5IHsNCj4gDQo+IG1lbW9yeUA2MDAwMDAwMCAsIG90aGVyd2lzZSBidWlsZGluZyB3 aXRoIFc9MSB3aWxsIGdpdmUgeW91IHdhcm5pbmcuDQo+IA0KPiBQbGVhc2UgbWFrZSBzdXJlIHRo YXQgeW91IGRvbid0IGdldCBkdGMgd2FybmluZ3Mgd2l0aCBXPTEuDQo+IA0KPiA+ICsgICAgICAg ICAgICAgICBkZXZpY2VfdHlwZSA9ICJtZW1vcnkiOw0KPiA+ICsgICAgICAgICAgICAgICByZWcg PSA8MHg2MDAwMDAwMCAweDQwMDAwMDAwPjsNCj4gPiArICAgICAgIH07DQo+ID4gK307DQo+ID4g Kw0KPiA+ICsmbHB1YXJ0NCB7DQo+ID4gKyAgICAgICBwaW5jdHJsLW5hbWVzID0gImRlZmF1bHQi Ow0KPiA+ICsgICAgICAgcGluY3RybC0wID0gPCZwaW5jdHJsX2xwdWFydDQ+Ow0KPiA+ICsgICAg ICAgc3RhdHVzID0gIm9rYXkiOw0KPiA+ICt9Ow0KPiA+ICsNCj4gPiArJnVzZGhjMCB7DQo+ID4g KyAgICAgICBwaW5jdHJsLW5hbWVzID0gImRlZmF1bHQiOw0KPiA+ICsgICAgICAgcGluY3RybC0w ID0gPD47DQo+ID4gKyAgICAgICBwaW5jdHJsLTAgPSA8JnBpbmN0cmxfdXNkaGMwX2NtZF9kYXRh PiwgPCZwaW5jdHJsX3VzZGhjMF9jbGs+Ow0KPiA+ICsvLyAgICAgICAgICAgICAgICAgPCZwaW5j dHJsX3VzZGhjMF9jZD4sIDwmcGluY3RybF91c2RoYzBfcnN0PjsNCj4gDQo+IEp1c3QgcmVtb3Zl IHRoZSBsaW5lIGluc3RlYWQgb2YgY29tbWVudGluZyBpdC4NCj4gDQo+ID4gZGlmZiAtLWdpdCBh L2FyY2gvYXJtL2Jvb3QvZHRzL2lteDd1bHAuZHRzaQ0KPiA+IGIvYXJjaC9hcm0vYm9vdC9kdHMv aW14N3VscC5kdHNpIG5ldyBmaWxlIG1vZGUgMTAwNjQ0IGluZGV4DQo+ID4gMDAwMDAwMC4uMDU0 MTBiYQ0KPiA+IC0tLSAvZGV2L251bGwNCj4gPiArKysgYi9hcmNoL2FybS9ib290L2R0cy9pbXg3 dWxwLmR0c2kNCj4gPiBAQCAtMCwwICsxLDIwMiBAQA0KPiA+ICsvKg0KPiA+ICsgKiBDb3B5cmln aHQgTlhQDQo+IA0KPiBObyB5ZWFyIGluZm9ybWF0aW9uPw0KPiANCj4gDQo+ID4gKyAqDQo+ID4g KyAqIFRoaXMgcHJvZ3JhbSBpcyBmcmVlIHNvZnR3YXJlOyB5b3UgY2FuIHJlZGlzdHJpYnV0ZSBp dCBhbmQvb3INCj4gPiArIG1vZGlmeQ0KPiA+ICsgKiBpdCB1bmRlciB0aGUgdGVybXMgb2YgdGhl IEdOVSBHZW5lcmFsIFB1YmxpYyBMaWNlbnNlIHZlcnNpb24gMiBhcw0KPiA+ICsgKiBwdWJsaXNo ZWQgYnkgdGhlIEZyZWUgU29mdHdhcmUgRm91bmRhdGlvbi4NCj4gDQo+IA0KPiBQbGVhc2UgdXNl IFNQRFggaWRlbnRpZmllciBpbnN0ZWFkLg0KPiANCj4gPiBkaWZmIC0tZ2l0IGEvYXJjaC9hcm0v Y29uZmlncy9pbXhfdjZfdjdfZGVmY29uZmlnDQo+ID4gYi9hcmNoL2FybS9jb25maWdzL2lteF92 Nl92N19kZWZjb25maWcNCj4gPiBpbmRleCAwZDQ0OTQ5Li4zY2U4ZmY2IDEwMDY0NA0KPiA+IC0t LSBhL2FyY2gvYXJtL2NvbmZpZ3MvaW14X3Y2X3Y3X2RlZmNvbmZpZw0KPiA+ICsrKyBiL2FyY2gv YXJtL2NvbmZpZ3MvaW14X3Y2X3Y3X2RlZmNvbmZpZw0KPiA+IEBAIC00MSw2ICs0MSw3IEBAIENP TkZJR19TT0NfSU1YNlNMPXkNCj4gPiAgQ09ORklHX1NPQ19JTVg2U1g9eQ0KPiA+ICBDT05GSUdf U09DX0lNWDZVTD15DQo+ID4gIENPTkZJR19TT0NfSU1YN0Q9eQ0KPiA+ICtDT05GSUdfU09DX0lN WDdVTFA9eQ0KPiANCj4gVGhpcyBzaG91bGQgYmUgcGFydCBvZiBhIHNlcGFyYXRlIHBhdGNoLg0K PiANCj4gDQo+ID4gIENPTkZJR19TT0NfVkY2MTA9eQ0KPiA+ICBDT05GSUdfUENJPXkNCj4gPiAg Q09ORklHX1BDSV9NU0k9eQ0KPiA+IEBAIC00OCw5ICs0OSw3IEBAIENPTkZJR19QQ0lfSU1YNj15 DQo+ID4gIENPTkZJR19TTVA9eQ0KPiA+ICBDT05GSUdfQVJNX1BTQ0k9eQ0KPiA+ICBDT05GSUdf UFJFRU1QVF9WT0xVTlRBUlk9eQ0KPiA+IC1DT05GSUdfQUVBQkk9eQ0KPiA+ICBDT05GSUdfSElH SE1FTT15DQo+ID4gLUNPTkZJR19DTUE9eQ0KPiA+ICBDT05GSUdfRk9SQ0VfTUFYX1pPTkVPUkRF Uj0xNA0KPiA+ICBDT05GSUdfQ01ETElORT0ibm9pbml0cmQgY29uc29sZT10dHlteGMwLDExNTIw MCINCj4gPiAgQ09ORklHX0tFWEVDPXkNCj4gPiBAQCAtODEsNyArODAsNiBAQCBDT05GSUdfQ0FO X0ZMRVhDQU49eSAgQ09ORklHX0JUPXkNCj4gPiBDT05GSUdfQlRfSENJVUFSVD15ICBDT05GSUdf QlRfSENJVUFSVF9IND15IC0NCj4gQ09ORklHX0JUX0hDSVVBUlRfTEw9eQ0KPiA+IENPTkZJR19D Rkc4MDIxMT15ICBDT05GSUdfQ0ZHODAyMTFfV0VYVD15ICBDT05GSUdfTUFDODAyMTE9eQ0KPiBA QCAtOTAsNw0KPiA+ICs4OCw2IEBAIENPTkZJR19SRktJTExfSU5QVVQ9eSAgQ09ORklHX0RFVlRN UEZTPXkNCj4gPiBDT05GSUdfREVWVE1QRlNfTU9VTlQ9eSAgIyBDT05GSUdfU1RBTkRBTE9ORSBp cyBub3Qgc2V0DQo+ID4gLUNPTkZJR19ETUFfQ01BPXkNCj4gPiAgQ09ORklHX0NNQV9TSVpFX01C WVRFUz02NA0KPiA+ICBDT05GSUdfSU1YX1dFSU09eQ0KPiA+ICBDT05GSUdfQ09OTkVDVE9SPXkN Cj4gPiBAQCAtMTY3LDkgKzE2NCw5IEBAIENPTkZJR19NT1VTRV9QUzJfRUxBTlRFQ0g9eQ0KPiA+ IENPTkZJR19JTlBVVF9UT1VDSFNDUkVFTj15ICBDT05GSUdfVE9VQ0hTQ1JFRU5fQURTNzg0Nj15 DQo+ID4gQ09ORklHX1RPVUNIU0NSRUVOX0VHQUxBWD15DQo+ID4gK0NPTkZJR19UT1VDSFNDUkVF Tl9NQVgxMTgwMT15DQo+ID4gIENPTkZJR19UT1VDSFNDUkVFTl9JTVg2VUxfVFNDPXkNCj4gPiAg Q09ORklHX1RPVUNIU0NSRUVOX0VEVF9GVDVYMDY9eQ0KPiA+IC1DT05GSUdfVE9VQ0hTQ1JFRU5f TUFYMTE4MDE9eQ0KPiA+ICBDT05GSUdfVE9VQ0hTQ1JFRU5fTUMxMzc4Mz15DQo+ID4gIENPTkZJ R19UT1VDSFNDUkVFTl9UU0MyMDA0PXkNCj4gPiAgQ09ORklHX1RPVUNIU0NSRUVOX1RTQzIwMDc9 eQ0KPiA+IEBAIC0xNzgsNyArMTc1LDYgQEAgQ09ORklHX1RPVUNIU0NSRUVOX1NYODY1ND15DQo+ ID4gQ09ORklHX1RPVUNIU0NSRUVOX0NPTElCUklfVkY1MD15ICBDT05GSUdfSU5QVVRfTUlTQz15 DQo+ID4gQ09ORklHX0lOUFVUX01NQTg0NTA9eSAtQ09ORklHX0hJRF9NVUxUSVRPVUNIPXkNCj4g PiBDT05GSUdfU0VSSU9fU0VSUE9SVD1tICAjIENPTkZJR19MRUdBQ1lfUFRZUyBpcyBub3Qgc2V0 DQo+ID4gQ09ORklHX1NFUklBTF9JTVg9eSBAQCAtMjI4LDEzICsyMjQsMTMgQEANCj4gQ09ORklH X1JFR1VMQVRPUl9HUElPPXkNCj4gPiBDT05GSUdfUkVHVUxBVE9SX01DMTM3ODM9eSAgQ09ORklH X1JFR1VMQVRPUl9NQzEzODkyPXkNCj4gPiBDT05GSUdfUkVHVUxBVE9SX1BGVVpFMTAwPXkNCj4g PiArQ09ORklHX1JDX0NPUkU9eQ0KPiA+ICtDT05GSUdfUkNfREVWSUNFUz15DQo+ID4gK0NPTkZJ R19JUl9HUElPX0NJUj15DQo+ID4gIENPTkZJR19NRURJQV9TVVBQT1JUPXkNCj4gPiAgQ09ORklH X01FRElBX0NBTUVSQV9TVVBQT1JUPXkNCj4gPiAtQ09ORklHX1JDX0NPUkU9eQ0KPiA+ICBDT05G SUdfTUVESUFfQ09OVFJPTExFUj15DQo+ID4gIENPTkZJR19WSURFT19WNEwyX1NVQkRFVl9BUEk9 eQ0KPiA+IC1DT05GSUdfUkNfREVWSUNFUz15DQo+ID4gLUNPTkZJR19JUl9HUElPX0NJUj15DQo+ ID4gIENPTkZJR19NRURJQV9VU0JfU1VQUE9SVD15DQo+ID4gIENPTkZJR19VU0JfVklERU9fQ0xB U1M9bQ0KPiA+ICBDT05GSUdfVjRMX1BMQVRGT1JNX0RSSVZFUlM9eQ0KPiA+IEBAIC0yNDUsNyAr MjQxLDYgQEAgQ09ORklHX1ZJREVPX0NPREE9bSAgIw0KPiA+IENPTkZJR19NRURJQV9TVUJEUlZf QVVUT1NFTEVDVCBpcyBub3Qgc2V0DQo+IENPTkZJR19WSURFT19BRFY3MTgwPW0NCj4gPiBDT05G SUdfVklERU9fT1Y1NjQwPW0gLUNPTkZJR19TT0NfQ0FNRVJBX09WMjY0MD15DQo+ID4gQ09ORklH X0lNWF9JUFVWM19DT1JFPXkgIENPTkZJR19EUk09eQ0KPiBDT05GSUdfRFJNX1BBTkVMX1NJTVBM RT15IEBADQo+ID4gLTI4Myw2ICsyNzgsNyBAQCBDT05GSUdfU05EX1NPQ19DUzQyWFg4X0kyQz15 DQo+ID4gQ09ORklHX1NORF9TT0NfVExWMzIwQUlDM1g9eSAgQ09ORklHX1NORF9TT0NfV004OTYw PXkNCj4gPiBDT05GSUdfU05EX1NJTVBMRV9DQVJEPXkNCj4gPiArQ09ORklHX0hJRF9NVUxUSVRP VUNIPXkNCj4gDQo+IERvbid0IGRvIHRoZSBkZWZjb25maWcgY2xlYW51cCBpbiB0aGUgc2FtZSBw YXRjaC4NCj4gDQo+ID4gIENPTkZJR19VU0I9eQ0KPiA+ICBDT05GSUdfVVNCX0VIQ0lfSENEPXkN Cj4gPiAgQ09ORklHX1VTQl9FSENJX01YQz15DQo+ID4gZGlmZiAtLWdpdCBhL2FyY2gvYXJtL21h Y2gtaW14L0tjb25maWcgYi9hcmNoL2FybS9tYWNoLWlteC9LY29uZmlnDQo+ID4gaW5kZXggNzgy Njk5ZS4uNTQwMDJjMyAxMDA2NDQNCj4gPiAtLS0gYS9hcmNoL2FybS9tYWNoLWlteC9LY29uZmln DQo+ID4gKysrIGIvYXJjaC9hcm0vbWFjaC1pbXgvS2NvbmZpZw0KPiA+IEBAIC01NTQsNiArNTU0 LDE1IEBAIGNvbW1lbnQgIkNvcnRleC1BL0NvcnRleC1NIGFzeW1tZXRyaWMNCj4gbXVsdGlwcm9j ZXNzaW5nIHBsYXRmb3JtcyINCj4gPg0KPiA+ICBpZiBBUkNIX01VTFRJX1Y3IHx8IEFSTV9TSU5H TEVfQVJNVjdNDQo+ID4NCj4gPiArY29uZmlnIFNPQ19JTVg3VUxQDQo+ID4gKyAgICAgICBib29s ICJpLk1YN1VMUCBzdXBwb3J0Ig0KPiA+ICsgICAgICAgc2VsZWN0IEFSTV9HSUMNCj4gPiArICAg ICAgIHNlbGVjdCBDTEtTUkNfSU1YX1RQTQ0KPiA+ICsgICAgICAgc2VsZWN0IEhBVkVfQVJNX0FS Q0hfVElNRVINCj4gPiArICAgICAgIHNlbGVjdCBQSU5DVFJMX0lNWDdVTFANCj4gPiArICAgICAg IGhlbHANCj4gPiArICAgICAgICAgVGhpcyBlbmFibGVzIHN1cHBvcnQgZm9yIEZyZWVzY2FsZSBp Lk1YNyBVbHRyYSBMb3cgUG93ZXIgcHJvY2Vzc29yLg0KPiA+ICsNCj4gPiAgY29uZmlnIFNPQ19W RjYxMA0KPiA+ICAgICAgICAgYm9vbCAiVnlicmlkIEZhbWlseSBWRjYxMCBzdXBwb3J0Ig0KPiA+ ICAgICAgICAgc2VsZWN0IEFSTV9HSUMgaWYgQVJDSF9NVUxUSV9WNyBkaWZmIC0tZ2l0DQo+ID4g YS9hcmNoL2FybS9tYWNoLWlteC9NYWtlZmlsZSBiL2FyY2gvYXJtL21hY2gtaW14L01ha2VmaWxl IGluZGV4DQo+ID4gOGZmNzEwNS4uNjljMjUxNyAxMDA2NDQNCj4gPiAtLS0gYS9hcmNoL2FybS9t YWNoLWlteC9NYWtlZmlsZQ0KPiA+ICsrKyBiL2FyY2gvYXJtL21hY2gtaW14L01ha2VmaWxlDQo+ IA0KPiBhcmNoL2FybS9tYWNoLWlteCBjaGFuZ2VzIGNhbiBhbHNvIGdvIGluIGEgZGlmZmVyZW50 IHBhdGNoLg0K From mboxrd@z Thu Jan 1 00:00:00 1970 From: aisheng.dong@nxp.com (A.s. Dong) Date: Thu, 25 Jan 2018 13:46:11 +0000 Subject: [PATCH V3 10/10] add imx7ulp support In-Reply-To: References: <1516367470-24340-1-git-send-email-aisheng.dong@nxp.com> <1516367470-24340-11-git-send-email-aisheng.dong@nxp.com> Message-ID: To: linux-arm-kernel@lists.infradead.org List-Id: linux-arm-kernel.lists.infradead.org Hi Fabio, This patch (Patch 10) is used for test and was sent out by accidently, not formal one. I also explained in another email. Guess you may not see it. Really sorry for the inconvenience. Regards Dong Aisheng > -----Original Message----- > From: Fabio Estevam [mailto:festevam at gmail.com] > Sent: Thursday, January 25, 2018 9:22 PM > To: A.s. Dong > Cc: linux-clk ; Jacky Bai ; > Anson Huang ; Michael Turquette > ; Stephen Boyd ; linux- > kernel ; dl-linux-imx ; > Fabio Estevam ; Shawn Guo > ; moderated list:ARM/FREESCALE IMX / MXC ARM > ARCHITECTURE > Subject: Re: [PATCH V3 10/10] add imx7ulp support > > On Fri, Jan 19, 2018 at 11:11 AM, Dong Aisheng > wrote: > > Please always add a commit log. > > > Signed-off-by: Dong Aisheng > > > --- > > arch/arm/boot/dts/Makefile | 2 + > > arch/arm/boot/dts/imx7ulp-evk.dts | 87 +++++++++++++++ > > arch/arm/boot/dts/imx7ulp.dtsi | 202 > +++++++++++++++++++++++++++++++++++ > > arch/arm/configs/imx_v6_v7_defconfig | 16 ++- > > arch/arm/mach-imx/Kconfig | 9 ++ > > arch/arm/mach-imx/Makefile | 1 + > > arch/arm/mach-imx/common.h | 1 + > > arch/arm/mach-imx/cpu.c | 3 + > > arch/arm/mach-imx/mach-imx7ulp.c | 37 +++++++ > > arch/arm/mach-imx/mxc.h | 1 + > > arch/arm/mach-imx/pm-imx7ulp.c | 32 ++++++ > > 11 files changed, 381 insertions(+), 10 deletions(-) create mode > > 100644 arch/arm/boot/dts/imx7ulp-evk.dts create mode 100644 > > arch/arm/boot/dts/imx7ulp.dtsi create mode 100644 > > arch/arm/mach-imx/mach-imx7ulp.c create mode 100644 > > arch/arm/mach-imx/pm-imx7ulp.c > > > > diff --git a/arch/arm/boot/dts/Makefile b/arch/arm/boot/dts/Makefile > > index d0381e9..3257e71 100644 > > --- a/arch/arm/boot/dts/Makefile > > +++ b/arch/arm/boot/dts/Makefile > > @@ -519,6 +519,8 @@ dtb-$(CONFIG_SOC_IMX7D) += \ > > imx7d-sdb-sht11.dtb \ > > imx7s-colibri-eval-v3.dtb \ > > imx7s-warp.dtb > > +dtb-$(CONFIG_SOC_IMX7ULP) += \ > > + imx7ulp-evk.dtb > > dtb-$(CONFIG_SOC_LS1021A) += \ > > ls1021a-qds.dtb \ > > ls1021a-twr.dtb > > diff --git a/arch/arm/boot/dts/imx7ulp-evk.dts > > b/arch/arm/boot/dts/imx7ulp-evk.dts > > new file mode 100644 > > index 0000000..cc4e6ef > > --- /dev/null > > +++ b/arch/arm/boot/dts/imx7ulp-evk.dts > > @@ -0,0 +1,87 @@ > > +/* > > + * Copyright 2017 NXP > > + * > > + * This program is free software; you can redistribute it and/or > > +modify > > + * it under the terms of the GNU General Public License version 2 as > > + * published by the Free Software Foundation. > > Please use SPDX identifier. > > > > + */ > > + > > +/dts-v1/; > > + > > +#include "imx7ulp.dtsi" > > + > > +/ { > > + model = "NXP i.MX7ULP EVK"; > > + compatible = "fsl,imx7ulp-evk", "fsl,imx7ulp", "Generic DT > > +based system"; > > Please remove the '"Generic DT based system" entry. > > > > + > > + chosen { > > + bootargs = "console=ttyLP0,115200 > earlycon=lpuart32,0x402D0010,115200"; > > + stdout-path = &lpuart4; > > Better remove bootargs. > > > > + }; > > + > > + memory { > > memory at 60000000 , otherwise building with W=1 will give you warning. > > Please make sure that you don't get dtc warnings with W=1. > > > + device_type = "memory"; > > + reg = <0x60000000 0x40000000>; > > + }; > > +}; > > + > > +&lpuart4 { > > + pinctrl-names = "default"; > > + pinctrl-0 = <&pinctrl_lpuart4>; > > + status = "okay"; > > +}; > > + > > +&usdhc0 { > > + pinctrl-names = "default"; > > + pinctrl-0 = <>; > > + pinctrl-0 = <&pinctrl_usdhc0_cmd_data>, <&pinctrl_usdhc0_clk>; > > +// <&pinctrl_usdhc0_cd>, <&pinctrl_usdhc0_rst>; > > Just remove the line instead of commenting it. > > > diff --git a/arch/arm/boot/dts/imx7ulp.dtsi > > b/arch/arm/boot/dts/imx7ulp.dtsi new file mode 100644 index > > 0000000..05410ba > > --- /dev/null > > +++ b/arch/arm/boot/dts/imx7ulp.dtsi > > @@ -0,0 +1,202 @@ > > +/* > > + * Copyright NXP > > No year information? > > > > + * > > + * This program is free software; you can redistribute it and/or > > + modify > > + * it under the terms of the GNU General Public License version 2 as > > + * published by the Free Software Foundation. > > > Please use SPDX identifier instead. > > > diff --git a/arch/arm/configs/imx_v6_v7_defconfig > > b/arch/arm/configs/imx_v6_v7_defconfig > > index 0d44949..3ce8ff6 100644 > > --- a/arch/arm/configs/imx_v6_v7_defconfig > > +++ b/arch/arm/configs/imx_v6_v7_defconfig > > @@ -41,6 +41,7 @@ CONFIG_SOC_IMX6SL=y > > CONFIG_SOC_IMX6SX=y > > CONFIG_SOC_IMX6UL=y > > CONFIG_SOC_IMX7D=y > > +CONFIG_SOC_IMX7ULP=y > > This should be part of a separate patch. > > > > CONFIG_SOC_VF610=y > > CONFIG_PCI=y > > CONFIG_PCI_MSI=y > > @@ -48,9 +49,7 @@ CONFIG_PCI_IMX6=y > > CONFIG_SMP=y > > CONFIG_ARM_PSCI=y > > CONFIG_PREEMPT_VOLUNTARY=y > > -CONFIG_AEABI=y > > CONFIG_HIGHMEM=y > > -CONFIG_CMA=y > > CONFIG_FORCE_MAX_ZONEORDER=14 > > CONFIG_CMDLINE="noinitrd console=ttymxc0,115200" > > CONFIG_KEXEC=y > > @@ -81,7 +80,6 @@ CONFIG_CAN_FLEXCAN=y CONFIG_BT=y > > CONFIG_BT_HCIUART=y CONFIG_BT_HCIUART_H4=y - > CONFIG_BT_HCIUART_LL=y > > CONFIG_CFG80211=y CONFIG_CFG80211_WEXT=y CONFIG_MAC80211=y > @@ -90,7 > > +88,6 @@ CONFIG_RFKILL_INPUT=y CONFIG_DEVTMPFS=y > > CONFIG_DEVTMPFS_MOUNT=y # CONFIG_STANDALONE is not set > > -CONFIG_DMA_CMA=y > > CONFIG_CMA_SIZE_MBYTES=64 > > CONFIG_IMX_WEIM=y > > CONFIG_CONNECTOR=y > > @@ -167,9 +164,9 @@ CONFIG_MOUSE_PS2_ELANTECH=y > > CONFIG_INPUT_TOUCHSCREEN=y CONFIG_TOUCHSCREEN_ADS7846=y > > CONFIG_TOUCHSCREEN_EGALAX=y > > +CONFIG_TOUCHSCREEN_MAX11801=y > > CONFIG_TOUCHSCREEN_IMX6UL_TSC=y > > CONFIG_TOUCHSCREEN_EDT_FT5X06=y > > -CONFIG_TOUCHSCREEN_MAX11801=y > > CONFIG_TOUCHSCREEN_MC13783=y > > CONFIG_TOUCHSCREEN_TSC2004=y > > CONFIG_TOUCHSCREEN_TSC2007=y > > @@ -178,7 +175,6 @@ CONFIG_TOUCHSCREEN_SX8654=y > > CONFIG_TOUCHSCREEN_COLIBRI_VF50=y CONFIG_INPUT_MISC=y > > CONFIG_INPUT_MMA8450=y -CONFIG_HID_MULTITOUCH=y > > CONFIG_SERIO_SERPORT=m # CONFIG_LEGACY_PTYS is not set > > CONFIG_SERIAL_IMX=y @@ -228,13 +224,13 @@ > CONFIG_REGULATOR_GPIO=y > > CONFIG_REGULATOR_MC13783=y CONFIG_REGULATOR_MC13892=y > > CONFIG_REGULATOR_PFUZE100=y > > +CONFIG_RC_CORE=y > > +CONFIG_RC_DEVICES=y > > +CONFIG_IR_GPIO_CIR=y > > CONFIG_MEDIA_SUPPORT=y > > CONFIG_MEDIA_CAMERA_SUPPORT=y > > -CONFIG_RC_CORE=y > > CONFIG_MEDIA_CONTROLLER=y > > CONFIG_VIDEO_V4L2_SUBDEV_API=y > > -CONFIG_RC_DEVICES=y > > -CONFIG_IR_GPIO_CIR=y > > CONFIG_MEDIA_USB_SUPPORT=y > > CONFIG_USB_VIDEO_CLASS=m > > CONFIG_V4L_PLATFORM_DRIVERS=y > > @@ -245,7 +241,6 @@ CONFIG_VIDEO_CODA=m # > > CONFIG_MEDIA_SUBDRV_AUTOSELECT is not set > CONFIG_VIDEO_ADV7180=m > > CONFIG_VIDEO_OV5640=m -CONFIG_SOC_CAMERA_OV2640=y > > CONFIG_IMX_IPUV3_CORE=y CONFIG_DRM=y > CONFIG_DRM_PANEL_SIMPLE=y @@ > > -283,6 +278,7 @@ CONFIG_SND_SOC_CS42XX8_I2C=y > > CONFIG_SND_SOC_TLV320AIC3X=y CONFIG_SND_SOC_WM8960=y > > CONFIG_SND_SIMPLE_CARD=y > > +CONFIG_HID_MULTITOUCH=y > > Don't do the defconfig cleanup in the same patch. > > > CONFIG_USB=y > > CONFIG_USB_EHCI_HCD=y > > CONFIG_USB_EHCI_MXC=y > > diff --git a/arch/arm/mach-imx/Kconfig b/arch/arm/mach-imx/Kconfig > > index 782699e..54002c3 100644 > > --- a/arch/arm/mach-imx/Kconfig > > +++ b/arch/arm/mach-imx/Kconfig > > @@ -554,6 +554,15 @@ comment "Cortex-A/Cortex-M asymmetric > multiprocessing platforms" > > > > if ARCH_MULTI_V7 || ARM_SINGLE_ARMV7M > > > > +config SOC_IMX7ULP > > + bool "i.MX7ULP support" > > + select ARM_GIC > > + select CLKSRC_IMX_TPM > > + select HAVE_ARM_ARCH_TIMER > > + select PINCTRL_IMX7ULP > > + help > > + This enables support for Freescale i.MX7 Ultra Low Power processor. > > + > > config SOC_VF610 > > bool "Vybrid Family VF610 support" > > select ARM_GIC if ARCH_MULTI_V7 diff --git > > a/arch/arm/mach-imx/Makefile b/arch/arm/mach-imx/Makefile index > > 8ff7105..69c2517 100644 > > --- a/arch/arm/mach-imx/Makefile > > +++ b/arch/arm/mach-imx/Makefile > > arch/arm/mach-imx changes can also go in a different patch.