All of lore.kernel.org
 help / color / mirror / Atom feed
From: "Haibo Xu (Arm Technology China)" <Haibo.Xu@arm.com>
To: Richard Weinberger <richard@nod.at>
Cc: Will Deacon <Will.Deacon@arm.com>,
	Catalin Marinas <Catalin.Marinas@arm.com>,
	"linux-arm-kernel@lists.infradead.org" 
	<linux-arm-kernel@lists.infradead.org>,
	"linux-kernel@vger.kernel.org" <linux-kernel@vger.kernel.org>,
	nd <nd@arm.com>, "jdike@addtoit.com" <jdike@addtoit.com>
Subject: 答复: 答复: [PATCH] arm64/ptrace: add PTRACE_SYSEMU and PTRACE_SYSEMU_SINGLESTEP support
Date: Wed, 5 Sep 2018 10:21:51 +0000	[thread overview]
Message-ID: <AM4PR08MB29293D6F75396394B56D05E085020@AM4PR08MB2929.eurprd08.prod.outlook.com> (raw)
In-Reply-To: <3641125.aEYyuDiOni@blindfold>

On Wed, Sep 05, 2018 at 03:45:51AM +0200, Richard Weinberger wrote:
> Am Dienstag, 4. September 2018, 04:11:07 CEST schrieb Haibo Xu (Arm Technology China):
> > Hi Richard,
> >
> > What do you mean by done it in the core? moving macro definition to include/uapi/linux/ptrace.h?
> >The patch is strictly follow x86's sematic on PTRACE_SYSEMU/SINGLESTEP support.
>
> Well, the feature itself is not really architecture specific.
> Just because x86 does it in arch/x86, it does not mean that this is the best way.
> I guess this is also what Will tried to say.
> If we can, we should implement PTRACE_SYSEMU in the core ptrace code and not per architecture.
>

Yes, the feature is common on x86/ARM64, and there are many duplicated codes
on both architecture specific ptrace codes. But to unify these codes may take more time,
we need to re-evaluate the workload.

> > > > I wonder what Haibo Xu want to do with PTRACE_SYSEMU on arm64.
> > > > Are you porting UML or gvisor to arm64?
> > >
> > > That's a good question. Haibo?
> >
> > The story is we are working on a container runtime(Google Gvisor)
> > support on ARM64 platform, and the Gvisor depend on Linux kernel PTRACE_SYSEMU/SINGLESTEP support.
>
> Gvisor also supports a kvm backend which should be *much* faster than PTRACE_SYSEMU.
> Otherwise gvisor suffers from the same performance drawbacks as UML does.
> Pagefaults via SIGSEGV/mmap, syscall gate via ptrace().
>
> Did you check, is PTRACE_SYSEMU really the way to go for gvisor?
> Last time I checked the KVM backend looked promising but still WIP, though.
>

Gvisor do support two platforms, ptrace and kvm. To support ptrace platform on ARM64 is our first step.
From the long run, KVM would be a better choice, and we will work on it after ptrace platform get worked.

> I also wonder whether PTRACE_SYSEMU is really the only missing bit to support gvisor on arm64. Did you check how to work around VIPT/VIVT caching issues?
> UML (and gvisor in this context) have lots of implicit x86 dependencies.

As far as we know,  PTRACE_SYSEMU is the only missing bit that needed in Linux kernel to support Gvisor on ARM64.
For the VIPT/VIVT caching issues, we haven't look into it.  Could you help share more info about the issue?

Thanks,

Haibo

-----邮件原件-----
发件人: Richard Weinberger <richard@nod.at>
发送时间: 2018年9月5日 3:45
收件人: Haibo Xu (Arm Technology China) <Haibo.Xu@arm.com>
抄送: Will Deacon <Will.Deacon@arm.com>; Catalin Marinas <Catalin.Marinas@arm.com>; linux-arm-kernel@lists.infradead.org; linux-kernel@vger.kernel.org; nd <nd@arm.com>; jdike@addtoit.com
主题: Re: 答复: [PATCH] arm64/ptrace: add PTRACE_SYSEMU and PTRACE_SYSEMU_SINGLESTEP support

Am Dienstag, 4. September 2018, 04:11:07 CEST schrieb Haibo Xu (Arm Technology China):
> Hi Richard,
>
> What do you mean by done it in the core? moving macro definition to include/uapi/linux/ptrace.h?
> The patch is strictly follow x86's sematic on PTRACE_SYSEMU/SINGLESTEP support.

Well, the feature itself is not really architecture specific.
Just because x86 does it in arch/x86, it does not mean that this is the best way.
I guess this is also what Will tried to say.
If we can, we should implement PTRACE_SYSEMU in the core ptrace code and not per architecture.

> > > I wonder what Haibo Xu want to do with PTRACE_SYSEMU on arm64.
> > > Are you porting UML or gvisor to arm64?
> >
> > That's a good question. Haibo?
>
> The story is we are working on a container runtime(Google Gvisor)
> support on ARM64 platform, and the Gvisor depend on Linux kernel PTRACE_SYSEMU/SINGLESTEP support.

Gvisor also supports a kvm backend which should be *much* faster than PTRACE_SYSEMU.
Otherwise gvisor suffers from the same performance drawbacks as UML does.
Pagefaults via SIGSEGV/mmap, syscall gate via ptrace().

Did you check, is PTRACE_SYSEMU really the way to go for gvisor?
Last time I checked the KVM backend looked promising but still WIP, though.

I also wonder whether PTRACE_SYSEMU is really the only missing bit to support gvisor on arm64. Did you check how to work around VIPT/VIVT caching issues?
UML (and gvisor in this context) have lots of implicit x86 dependencies.

Thanks,
//richard


IMPORTANT NOTICE: The contents of this email and any attachments are confidential and may also be privileged. If you are not the intended recipient, please notify the sender immediately and do not disclose the contents to any other person, use it for any purpose, or store or copy the information in any medium. Thank you.

WARNING: multiple messages have this Message-ID (diff)
From: Haibo.Xu@arm.com (Haibo Xu (Arm Technology China))
To: linux-arm-kernel@lists.infradead.org
Subject: 答复: 答复: [PATCH] arm64/ptrace: add PTRACE_SYSEMU and PTRACE_SYSEMU_SINGLESTEP support
Date: Wed, 5 Sep 2018 10:21:51 +0000	[thread overview]
Message-ID: <AM4PR08MB29293D6F75396394B56D05E085020@AM4PR08MB2929.eurprd08.prod.outlook.com> (raw)
In-Reply-To: <3641125.aEYyuDiOni@blindfold>

On Wed, Sep 05, 2018 at 03:45:51AM +0200, Richard Weinberger wrote:
> Am Dienstag, 4. September 2018, 04:11:07 CEST schrieb Haibo Xu (Arm Technology China):
> > Hi Richard,
> >
> > What do you mean by done it in the core? moving macro definition to include/uapi/linux/ptrace.h?
> >The patch is strictly follow x86's sematic on PTRACE_SYSEMU/SINGLESTEP support.
>
> Well, the feature itself is not really architecture specific.
> Just because x86 does it in arch/x86, it does not mean that this is the best way.
> I guess this is also what Will tried to say.
> If we can, we should implement PTRACE_SYSEMU in the core ptrace code and not per architecture.
>

Yes, the feature is common on x86/ARM64, and there are many duplicated codes
on both architecture specific ptrace codes. But to unify these codes may take more time,
we need to re-evaluate the workload.

> > > > I wonder what Haibo Xu want to do with PTRACE_SYSEMU on arm64.
> > > > Are you porting UML or gvisor to arm64?
> > >
> > > That's a good question. Haibo?
> >
> > The story is we are working on a container runtime(Google Gvisor)
> > support on ARM64 platform, and the Gvisor depend on Linux kernel PTRACE_SYSEMU/SINGLESTEP support.
>
> Gvisor also supports a kvm backend which should be *much* faster than PTRACE_SYSEMU.
> Otherwise gvisor suffers from the same performance drawbacks as UML does.
> Pagefaults via SIGSEGV/mmap, syscall gate via ptrace().
>
> Did you check, is PTRACE_SYSEMU really the way to go for gvisor?
> Last time I checked the KVM backend looked promising but still WIP, though.
>

Gvisor do support two platforms, ptrace and kvm. To support ptrace platform on ARM64 is our first step.
>From the long run, KVM would be a better choice, and we will work on it after ptrace platform get worked.

> I also wonder whether PTRACE_SYSEMU is really the only missing bit to support gvisor on arm64. Did you check how to work around VIPT/VIVT caching issues?
> UML (and gvisor in this context) have lots of implicit x86 dependencies.

As far as we know,  PTRACE_SYSEMU is the only missing bit that needed in Linux kernel to support Gvisor on ARM64.
For the VIPT/VIVT caching issues, we haven't look into it.  Could you help share more info about the issue?

Thanks,

Haibo

-----????-----
???: Richard Weinberger <richard@nod.at>
????: 2018?9?5? 3:45
???: Haibo Xu (Arm Technology China) <Haibo.Xu@arm.com>
??: Will Deacon <Will.Deacon@arm.com>; Catalin Marinas <Catalin.Marinas@arm.com>; linux-arm-kernel at lists.infradead.org; linux-kernel at vger.kernel.org; nd <nd@arm.com>; jdike at addtoit.com
??: Re: ??: [PATCH] arm64/ptrace: add PTRACE_SYSEMU and PTRACE_SYSEMU_SINGLESTEP support

Am Dienstag, 4. September 2018, 04:11:07 CEST schrieb Haibo Xu (Arm Technology China):
> Hi Richard,
>
> What do you mean by done it in the core? moving macro definition to include/uapi/linux/ptrace.h?
> The patch is strictly follow x86's sematic on PTRACE_SYSEMU/SINGLESTEP support.

Well, the feature itself is not really architecture specific.
Just because x86 does it in arch/x86, it does not mean that this is the best way.
I guess this is also what Will tried to say.
If we can, we should implement PTRACE_SYSEMU in the core ptrace code and not per architecture.

> > > I wonder what Haibo Xu want to do with PTRACE_SYSEMU on arm64.
> > > Are you porting UML or gvisor to arm64?
> >
> > That's a good question. Haibo?
>
> The story is we are working on a container runtime(Google Gvisor)
> support on ARM64 platform, and the Gvisor depend on Linux kernel PTRACE_SYSEMU/SINGLESTEP support.

Gvisor also supports a kvm backend which should be *much* faster than PTRACE_SYSEMU.
Otherwise gvisor suffers from the same performance drawbacks as UML does.
Pagefaults via SIGSEGV/mmap, syscall gate via ptrace().

Did you check, is PTRACE_SYSEMU really the way to go for gvisor?
Last time I checked the KVM backend looked promising but still WIP, though.

I also wonder whether PTRACE_SYSEMU is really the only missing bit to support gvisor on arm64. Did you check how to work around VIPT/VIVT caching issues?
UML (and gvisor in this context) have lots of implicit x86 dependencies.

Thanks,
//richard


IMPORTANT NOTICE: The contents of this email and any attachments are confidential and may also be privileged. If you are not the intended recipient, please notify the sender immediately and do not disclose the contents to any other person, use it for any purpose, or store or copy the information in any medium. Thank you.

  reply	other threads:[~2018-09-05 10:21 UTC|newest]

Thread overview: 15+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2018-09-03  6:23 [PATCH] arm64/ptrace: add PTRACE_SYSEMU and PTRACE_SYSEMU_SINGLESTEP support Haibo.Xu
2018-09-03 16:31 ` Will Deacon
2018-09-03 16:31   ` Will Deacon
2018-09-03 16:40   ` Richard Weinberger
2018-09-03 16:40     ` Richard Weinberger
2018-09-03 16:57     ` Will Deacon
2018-09-03 16:57       ` Will Deacon
2018-09-04  2:11       ` 答复: " Haibo Xu (Arm Technology China)
2018-09-04  2:11         ` Haibo Xu (Arm Technology China)
2018-09-04 19:45         ` Richard Weinberger
2018-09-04 19:45           ` Richard Weinberger
2018-09-05 10:21           ` Haibo Xu (Arm Technology China) [this message]
2018-09-05 10:21             ` 答复: " Haibo Xu (Arm Technology China)
2018-10-16  2:54           ` Haibo Xu (Arm Technology China)
2018-10-16  2:54             ` Haibo Xu (Arm Technology China)

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=AM4PR08MB29293D6F75396394B56D05E085020@AM4PR08MB2929.eurprd08.prod.outlook.com \
    --to=haibo.xu@arm.com \
    --cc=Catalin.Marinas@arm.com \
    --cc=Will.Deacon@arm.com \
    --cc=jdike@addtoit.com \
    --cc=linux-arm-kernel@lists.infradead.org \
    --cc=linux-kernel@vger.kernel.org \
    --cc=nd@arm.com \
    --cc=richard@nod.at \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.