All of lore.kernel.org
 help / color / mirror / Atom feed
From: Bharat Bhushan <bharat.bhushan@nxp.com>
To: u-boot@lists.denx.de
Subject: [U-Boot] [PATCH v6 3/8] misc: fsl_portals: setup QMAN_BAR{E} also on ARM platforms
Date: Wed, 1 Aug 2018 03:23:17 +0000	[thread overview]
Message-ID: <AM5PR0401MB25457D4DE6EA0590C070F33A9A2D0@AM5PR0401MB2545.eurprd04.prod.outlook.com> (raw)
In-Reply-To: <20180731145228.15145-4-laurentiu.tudor@nxp.com>



> -----Original Message-----
> From: laurentiu.tudor at nxp.com [mailto:laurentiu.tudor at nxp.com]
> Sent: Tuesday, July 31, 2018 8:22 PM
> To: u-boot at lists.denx.de; Prabhakar Kushwaha
> <prabhakar.kushwaha@nxp.com>; York Sun <york.sun@nxp.com>
> Cc: Bharat Bhushan <bharat.bhushan@nxp.com>; Horia Geanta
> <horia.geanta@nxp.com>; Laurentiu Tudor <laurentiu.tudor@nxp.com>
> Subject: [PATCH v6 3/8] misc: fsl_portals: setup QMAN_BAR{E} also on ARM
> platforms
> 
> From: Laurentiu Tudor <laurentiu.tudor@nxp.com>
> 
> QMAN_BAR{E} register setup was disabled on ARM platforms, however the
> register does need to be set. Enable the code also on ARMs and fix the
> CONFIG_SYS_QMAN_MEM_PHYS define to the correct value so that the
> newly
> enabled code works.
> 
> Signed-off-by: Laurentiu Tudor <laurentiu.tudor@nxp.com>

Reviewed-by: Bharat Bhushan <bharat.bhushan@nxp.com>

Thanks
-Bharat

> ---
>  arch/arm/include/asm/arch-fsl-layerscape/immap_lsch2.h | 3 +--
>  drivers/misc/fsl_portals.c                             | 2 --
>  2 files changed, 1 insertion(+), 4 deletions(-)
> 
> diff --git a/arch/arm/include/asm/arch-fsl-layerscape/immap_lsch2.h
> b/arch/arm/include/asm/arch-fsl-layerscape/immap_lsch2.h
> index 644a16dd30..d22ec70aa5 100644
> --- a/arch/arm/include/asm/arch-fsl-layerscape/immap_lsch2.h
> +++ b/arch/arm/include/asm/arch-fsl-layerscape/immap_lsch2.h
> @@ -57,8 +57,7 @@
>  #define CONFIG_SYS_BMAN_SWP_ISDR_REG    0x3E80
>  #define CONFIG_SYS_QMAN_NUM_PORTALS	10
>  #define CONFIG_SYS_QMAN_MEM_BASE	0x500000000
> -#define CONFIG_SYS_QMAN_MEM_PHYS	(0xf00000000ull + \
> -
> 	CONFIG_SYS_QMAN_MEM_BASE)
> +#define CONFIG_SYS_QMAN_MEM_PHYS
> 	CONFIG_SYS_QMAN_MEM_BASE
>  #define CONFIG_SYS_QMAN_MEM_SIZE	0x08000000
>  #define CONFIG_SYS_QMAN_SP_CENA_SIZE    0x10000
>  #define CONFIG_SYS_QMAN_SP_CINH_SIZE    0x10000
> diff --git a/drivers/misc/fsl_portals.c b/drivers/misc/fsl_portals.c
> index 7c22b8d209..22faf16751 100644
> --- a/drivers/misc/fsl_portals.c
> +++ b/drivers/misc/fsl_portals.c
> @@ -24,7 +24,6 @@ void setup_qbman_portals(void)
>  				CONFIG_SYS_BMAN_SWP_ISDR_REG;
>  	void __iomem *qpaddr = (void *)CONFIG_SYS_QMAN_CINH_BASE +
>  				CONFIG_SYS_QMAN_SWP_ISDR_REG;
> -#ifdef CONFIG_PPC
>  	struct ccsr_qman *qman = (void *)CONFIG_SYS_FSL_QMAN_ADDR;
> 
>  	/* Set the Qman initiator BAR to match the LAW (for DQRR stashing)
> */
> @@ -32,7 +31,6 @@ void setup_qbman_portals(void)
>  	out_be32(&qman->qcsp_bare,
> (u32)(CONFIG_SYS_QMAN_MEM_PHYS >> 32));
>  #endif
>  	out_be32(&qman->qcsp_bar,
> (u32)CONFIG_SYS_QMAN_MEM_PHYS);
> -#endif
>  #ifdef CONFIG_FSL_CORENET
>  	int i;
> 
> --
> 2.17.1

  reply	other threads:[~2018-08-01  3:23 UTC|newest]

Thread overview: 20+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2018-07-31 14:52 [U-Boot] [PATCH v6 0/8] NXP LS1046A SMMU enabling patches laurentiu.tudor at nxp.com
2018-07-31 14:52 ` [U-Boot] [PATCH v6 1/8] armv8: fsl-layerscape: add missing register blocks base address defines laurentiu.tudor at nxp.com
2018-08-01  3:22   ` Bharat Bhushan
2018-07-31 14:52 ` [U-Boot] [PATCH v6 2/8] armv8: ls1046a: advertise QMan v3 in configuration laurentiu.tudor at nxp.com
2018-08-01  3:22   ` Bharat Bhushan
2018-07-31 14:52 ` [U-Boot] [PATCH v6 3/8] misc: fsl_portals: setup QMAN_BAR{E} also on ARM platforms laurentiu.tudor at nxp.com
2018-08-01  3:23   ` Bharat Bhushan [this message]
2018-07-31 14:52 ` [U-Boot] [PATCH v6 4/8] armv8: fsl-layerscape: add missing debug stream ID laurentiu.tudor at nxp.com
2018-08-01  3:23   ` Bharat Bhushan
2018-07-31 14:52 ` [U-Boot] [PATCH v6 5/8] armv8: ls1046a: initial icid setup support laurentiu.tudor at nxp.com
2018-08-01  3:24   ` Bharat Bhushan
2018-07-31 14:52 ` [U-Boot] [PATCH v6 6/8] armv8: ls1046a: add icid setup for qman portals laurentiu.tudor at nxp.com
2018-08-01  3:25   ` Bharat Bhushan
2018-07-31 14:52 ` [U-Boot] [PATCH v6 7/8] armv8: ls1046a: setup fman ports ICIDs and device tree laurentiu.tudor at nxp.com
2018-08-01  3:25   ` Bharat Bhushan
2018-07-31 14:52 ` [U-Boot] [PATCH v6 8/8] armv8: ls1046a: setup SEC ICIDs and fix up " laurentiu.tudor at nxp.com
2018-07-31 16:19   ` Horia Geanta
2018-08-01  3:26     ` Bharat Bhushan
2018-08-01  7:48       ` Laurentiu Tudor
2018-08-01  7:47     ` Laurentiu Tudor

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=AM5PR0401MB25457D4DE6EA0590C070F33A9A2D0@AM5PR0401MB2545.eurprd04.prod.outlook.com \
    --to=bharat.bhushan@nxp.com \
    --cc=u-boot@lists.denx.de \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.