From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-14.4 required=3.0 tests=BAYES_00,DKIMWL_WL_HIGH, DKIM_SIGNED,DKIM_VALID,HEADER_FROM_DIFFERENT_DOMAINS,INCLUDES_CR_TRAILER, INCLUDES_PATCH,MAILING_LIST_MULTI,SPF_HELO_NONE,SPF_PASS,UNPARSEABLE_RELAY, URIBL_BLOCKED autolearn=ham autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id 73438C433ED for ; Tue, 11 May 2021 12:36:07 +0000 (UTC) Received: from desiato.infradead.org (desiato.infradead.org [90.155.92.199]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by mail.kernel.org (Postfix) with ESMTPS id 65A1961628 for ; Tue, 11 May 2021 12:36:06 +0000 (UTC) DMARC-Filter: OpenDMARC Filter v1.3.2 mail.kernel.org 65A1961628 Authentication-Results: mail.kernel.org; dmarc=fail (p=none dis=none) header.from=arm.com Authentication-Results: mail.kernel.org; spf=none smtp.mailfrom=linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=desiato.20200630; h=Sender:Content-Transfer-Encoding :Content-Type:List-Subscribe:List-Help:List-Post:List-Archive: List-Unsubscribe:List-Id:MIME-Version:In-Reply-To:References:Message-ID:Date: Subject:CC:To:From:Reply-To:Content-ID:Content-Description:Resent-Date: Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID:List-Owner; bh=Z2ycmfLjGuxSFG2lYRIui1iaBbjw7zky6tM09jGT/Wg=; b=kjvCV6QLdAUeoukGWSNXRxCAq kxXAxzf8o+UpYT9TdjUlvIoqoRU5IvT7Bit7YzQxFhqPsdacsHmJtFTHQbALUm5TZ/roxRiICc6+j oAY6N0QKu325rraPdVjymvHlnKzlpu33GNeEGhi4tH+vw7b8Zka3ZUI0JP1tRT159Rnj0n9A7pqY0 E6PZNjysVIuUJrN3fcPeZn+F+dcknMcjkwCNEpBKjVafL86Y+oi2o0QqchmhJWdnZlHdJPc3rbdWz VTLc8qiziehS34IGgE1asrwiY6wi8/e/ekThgWPMbejk2wBJGdsHC0wg8Yghd3DGHPdWrKy9ydqJi klFQOkQSQ==; Received: from localhost ([::1] helo=desiato.infradead.org) by desiato.infradead.org with esmtp (Exim 4.94 #2 (Red Hat Linux)) id 1lgRaP-00HPWg-QD; Tue, 11 May 2021 12:34:06 +0000 Received: from bombadil.infradead.org ([2607:7c80:54:e::133]) by desiato.infradead.org with esmtps (Exim 4.94 #2 (Red Hat Linux)) id 1lgP0x-00GlDw-IB for linux-arm-kernel@desiato.infradead.org; Tue, 11 May 2021 09:49:20 +0000 DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=infradead.org; s=bombadil.20210309; h=MIME-Version: Content-Transfer-Encoding:Content-Type:In-Reply-To:References:Message-ID:Date :Subject:CC:To:From:Sender:Reply-To:Content-ID:Content-Description; bh=O841oZZtSp7d+MMZzdu3wgtpxD0XW84p7IyToC1fRCA=; b=ZS09p9TaInQzus7zUxjQoPTl0l Ws4GVhw2BjKZjbHDRhuPEGNMwOTfAd5zuWn60HlOYykCDwsh6o083yPOJrDgjh6HS2SZEohilBF34 vVx9+tZA8PkFFjNu1vtaEEfpjm5Ny9JSbxP5YLlpWFIiI/8TDzjHcMMMWa0WGzwOplTAmDYKBcEoW lNBKMgmZCZf1e27bMTBuhMfY7/M/N+5cgyMLIM6JDae7hQkoC2jZsfhN3c4UafW5M02m6UybvK8Rh GiCsQ+lO8blh3JmTWmoNk6FHng4OaINEOiMK/ANXFoiD2PX7Dw6VgUmGh4Ya7I4xAB4ftNoohzph3 nsv5BZyQ==; Received: from mail-eopbgr30065.outbound.protection.outlook.com ([40.107.3.65] helo=EUR03-AM5-obe.outbound.protection.outlook.com) by bombadil.infradead.org with esmtps (Exim 4.94 #2 (Red Hat Linux)) id 1lgP0t-009Rd2-FV for linux-arm-kernel@lists.infradead.org; Tue, 11 May 2021 09:49:18 +0000 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=armh.onmicrosoft.com; s=selector2-armh-onmicrosoft-com; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=O841oZZtSp7d+MMZzdu3wgtpxD0XW84p7IyToC1fRCA=; b=Qw9+MmabEcXbXRiKPt6nL1eXPA+OqjhUur4JbKRJu4pjvxAflyXv1aWOYjpg/Hf3WFUPinePvh+fnM+e2lcf4jh99enG/Tb/ljIFZ2Tgykpl/2zUTfRItNkRHH3LquL0m4Axaou0P5JXYGvBytjXwpgjCbSMRj6gM1xkzW9pBeM= Received: from DB7PR05CA0039.eurprd05.prod.outlook.com (2603:10a6:10:2e::16) by AM6PR08MB4785.eurprd08.prod.outlook.com (2603:10a6:20b:d2::19) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.4108.27; Tue, 11 May 2021 09:49:10 +0000 Received: from DB5EUR03FT017.eop-EUR03.prod.protection.outlook.com (2603:10a6:10:2e:cafe::c) by DB7PR05CA0039.outlook.office365.com (2603:10a6:10:2e::16) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.4129.25 via Frontend Transport; Tue, 11 May 2021 09:49:10 +0000 X-MS-Exchange-Authentication-Results: spf=pass (sender IP is 63.35.35.123) smtp.mailfrom=arm.com; lists.infradead.org; dkim=pass (signature was verified) header.d=armh.onmicrosoft.com;lists.infradead.org; dmarc=pass action=none header.from=arm.com; Received-SPF: Pass (protection.outlook.com: domain of arm.com designates 63.35.35.123 as permitted sender) receiver=protection.outlook.com; client-ip=63.35.35.123; helo=64aa7808-outbound-1.mta.getcheckrecipient.com; Received: from 64aa7808-outbound-1.mta.getcheckrecipient.com (63.35.35.123) by DB5EUR03FT017.mail.protection.outlook.com (10.152.20.114) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.4108.25 via Frontend Transport; Tue, 11 May 2021 09:49:10 +0000 Received: ("Tessian outbound 1e34f83e4964:v91"); Tue, 11 May 2021 09:49:10 +0000 X-CR-MTA-TID: 64aa7808 Received: from d20166f185ca.3 by 64aa7808-outbound-1.mta.getcheckrecipient.com id 692E29B1-D44E-4256-AEE1-70D8DE4E04BF.1; Tue, 11 May 2021 09:49:04 +0000 Received: from EUR04-DB3-obe.outbound.protection.outlook.com by 64aa7808-outbound-1.mta.getcheckrecipient.com with ESMTPS id d20166f185ca.3 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384); Tue, 11 May 2021 09:49:04 +0000 ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=b+TJX508GjHGIvhJmShzhfb0GQ/GMuMIzro4pn27ngc8AxRxDrzGHP/yp880Pb9YHrXfsKQs4PYQpXX+bxuiwuUbzun3L7TSyFlxEsmUWlWSw1TWsXFgYo2PBjwq9L8Dg1hNhI33k6h++g6kgd8t3n6beO6ti3H4he//DOzlvrn2mXUDIl0Ft37zFXYmpa6yd875JulEht00DuxlM3D+WsYFzluVwTfzywATfFeAfR3aOy1fkdO7c0nrOb6LuiOdCBLhsH2soLpx6gIjliihdt0CCvLuV/01skJO8DCIp8OUDmSe6k7oUWRPBP5SyNbR99yI5kn/112IsUAUmHMIPA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=O841oZZtSp7d+MMZzdu3wgtpxD0XW84p7IyToC1fRCA=; b=hnjRwCeKSZxZJ65IcyemtBV0cltdImPxI03KPkaJ5AIxjJbZmlirRXwa4XRgb8xzDNljomsoxAJZgGdBkgNPnQONJin266oJrAT1G9Pqrkh2tFy2/zXUlfcBLeuSjz9N/rVylMDr1JzUiZph4NHCHPE56qVTOUKTXfnwPM43xq67f8B3P6sJ3Wms1vI4vZmBKLo3/qIGrXTN+bBHlvznFNauZ16uhO3OSQDLyMOB34zw8zd+HC37peuSy/OhpE5+wyixepVTlIjQ+K2iN1rsE5deoIpmyMRfPUwL7Yq4RCIEot5Ft/PLtpWpjB+3O4N28TuKYYtH4wlusHalN8QWEg== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=arm.com; dmarc=pass action=none header.from=arm.com; dkim=pass header.d=arm.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=armh.onmicrosoft.com; s=selector2-armh-onmicrosoft-com; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=O841oZZtSp7d+MMZzdu3wgtpxD0XW84p7IyToC1fRCA=; b=Qw9+MmabEcXbXRiKPt6nL1eXPA+OqjhUur4JbKRJu4pjvxAflyXv1aWOYjpg/Hf3WFUPinePvh+fnM+e2lcf4jh99enG/Tb/ljIFZ2Tgykpl/2zUTfRItNkRHH3LquL0m4Axaou0P5JXYGvBytjXwpgjCbSMRj6gM1xkzW9pBeM= Received: from AS8PR08MB6117.eurprd08.prod.outlook.com (2603:10a6:20b:292::22) by AS8PR08MB6631.eurprd08.prod.outlook.com (2603:10a6:20b:339::12) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.4108.27; Tue, 11 May 2021 09:49:03 +0000 Received: from AS8PR08MB6117.eurprd08.prod.outlook.com ([fe80::e530:aec1:de15:4eb1]) by AS8PR08MB6117.eurprd08.prod.outlook.com ([fe80::e530:aec1:de15:4eb1%6]) with mapi id 15.20.4108.031; Tue, 11 May 2021 09:49:03 +0000 From: Jaxson Han To: Andre Przywara CC: Mark Rutland , "linux-arm-kernel@lists.infradead.org" , Wei Chen Subject: RE: [boot-wrapper PATCH 5/5] aarch64: Introduce EL2 boot code for Armv8-R AArch64 Thread-Topic: [boot-wrapper PATCH 5/5] aarch64: Introduce EL2 boot code for Armv8-R AArch64 Thread-Index: AQHXNbZMvblEpvjcv0e9RAkybM6KFqrGxe8AgAKNT1CAEsIA8IAAc4+AgAEYxrCAAGpEgIAAGb7A Date: Tue, 11 May 2021 09:49:03 +0000 Message-ID: References: <20210420072438.183086-1-jaxson.han@arm.com> <20210420072438.183086-6-jaxson.han@arm.com> <20210426133546.65ee1ad6@slackpad.fritz.box> <20210510095441.55191875@slackpad.fritz.box> <20210511085957.3b0094c7@slackpad.fritz.box> In-Reply-To: <20210511085957.3b0094c7@slackpad.fritz.box> Accept-Language: en-US Content-Language: en-US X-MS-Has-Attach: X-MS-TNEF-Correlator: x-ts-tracking-id: 6B5C51815830BD47AC209BB466C7492C.0 x-checkrecipientchecked: true Authentication-Results-Original: arm.com; dkim=none (message not signed) header.d=none;arm.com; dmarc=none action=none header.from=arm.com; x-originating-ip: [203.126.0.113] x-ms-publictraffictype: Email X-MS-Office365-Filtering-Correlation-Id: a87437c8-e995-4c6d-dbbb-08d9146206ae x-ms-traffictypediagnostic: AS8PR08MB6631:|AM6PR08MB4785: x-ms-exchange-transport-forked: True X-Microsoft-Antispam-PRVS: x-checkrecipientrouted: true nodisclaimer: true x-ms-oob-tlc-oobclassifiers: OLM:9508;OLM:9508; X-MS-Exchange-SenderADCheck: 1 X-Microsoft-Antispam-Untrusted: BCL:0; X-Microsoft-Antispam-Message-Info-Original: tE0QNh1/HDzLBP+CxbEnT18/H88lgpL/JZLRP6M1QPlFFfRnIIcuUCW5J/FWP8NX21v5lPsIfiXwyv0eFEhBn+eoNqyAkW1NVE6U8RoFmeepvY4dX9+va9W4qoKjaCIAPapVXnEP+Z5i9gsqJhRsSv0TFZc8hI/iMwRdqNfMkTxnym5ybw+8mVRsbjfahNaBWWE5HU37d4pN3bM3SLVuujH4EmF28sxlHD2VGaQlhTF9eqAgZUt0i3X9KqfhyWAJap2E3jGzIb7GdYLg0GG7MQh+e9dN7ZXDXiUGf7GHqbcnhePzNHC+Lm8os8wctqnL4qImBRyQx91lT3i+HDjbvq9zB9cPoPngdorlsaFq2+Vg9658quv1uvaK8MhMX9rbRnQcNKpMYONPtHIERpjiZbQ5m4vQO4sv+ofCN8q8zoNAdCX5dQOpkzy2hzS6DKAx3sqr/995P+gtVQct6Jw/fGqhguBZsRqBy7hjgF9IXR+tCsxVuDBVL3v8zRo/W+3yVrPn/u1rKDEUgnXCqMQRdzCRVf8UI6Z6KnZKiWnQlULrWKyivCR0g9sxY/kb0QJJJBcSvv8xc1KMSYITq2rKpKY3ny9KXzzHDgFPThaAECE= X-Forefront-Antispam-Report-Untrusted: CIP:255.255.255.255; CTRY:; LANG:en; SCL:1; SRV:; IPV:NLI; SFV:NSPM; H:AS8PR08MB6117.eurprd08.prod.outlook.com; PTR:; CAT:NONE; SFS:(4636009)(366004)(136003)(346002)(376002)(39860400002)(396003)(53546011)(316002)(26005)(6506007)(71200400001)(55016002)(6862004)(30864003)(6636002)(86362001)(83380400001)(2906002)(5660300002)(7696005)(33656002)(478600001)(8676002)(38100700002)(122000001)(66946007)(76116006)(9686003)(54906003)(4326008)(186003)(64756008)(66556008)(66476007)(8936002)(66446008)(52536014); DIR:OUT; SFP:1101; x-ms-exchange-antispam-messagedata: =?us-ascii?Q?dACkBTa5k4r9mmm2mmMiRjklpcx1ZPW6lgwohezctZh04i+YdS2MuVKGQAJn?= =?us-ascii?Q?WTyxRdUGU2rEn8y9vjeeNPM9cDnOgvbXuhfSkYH6d+cDlg10Ug0ayE/Mx4c5?= =?us-ascii?Q?uv0wnrImTq3fuTTM8srwWx5UAoOBi5kKbp1uFFgjYpVFlLImmOisfJzR93q/?= =?us-ascii?Q?j/PH5P2tLZsQRQ7cK8+oqC+bwlt3IL0BUVZj9LZTFWw8SwO/Q+LcpCkLI9xt?= =?us-ascii?Q?VkbTRWTIt9wLubY04nwz+bb6DNJi37Noob6af31x6wGRdLGGa8+njDLBF+aY?= =?us-ascii?Q?r+ImLyVfFdTLfrkRPWj0fnB3s8ekK4brNw4UU3h1nt6X7QQ5ri5nT3U1D0UL?= =?us-ascii?Q?tHy6Hyn4g3DWpulofVY3eJOahUxEsFAC20IxdS2weE5HXNyDq8DmW/CK/ovW?= =?us-ascii?Q?5Ff4wtVeErMUcif+vAbpuAaZ+skgrTQmWkdeNwapwbqiL4/I7PW0bl00AS4G?= =?us-ascii?Q?iH51SbZJMby1DY3g4DnAH0L1aQIVDS0oOABVCyiR9d31bw1nIRnaWPIFCtMG?= =?us-ascii?Q?fvSnnXFcpn8fM8bqV3uVmizmvgUlaxiVnkdRAkfDtSIjdKTrF0SE2rbdqQKc?= =?us-ascii?Q?2dgNmlUVx2F6/2/yC5xU2bsr9Cgm0GlhsdW5WkIBIRLIGlaXSnZ3ZagfHyR0?= =?us-ascii?Q?d3h2dedhkTOvZEaJ+xUC0gblzV+eRpBfKqkUmzQ5VQ4wbbaQxnQjx06UTvlr?= =?us-ascii?Q?96tIQ9tS8Y9HOwTCZHuuyPosSl8kvq3X2y/dkg8k/z48G4UPp6MWRtRVFtX6?= =?us-ascii?Q?FZXbkWSVXiYePMzE4f2c/rC6WGpDLI2B5hXc+zZgZIK8ftRPGGJ++Cl6ZxVP?= =?us-ascii?Q?JxDclvnqCMwVbrR6Y8rCoHU/4/OQwEU972tOvp86ZossJtAKpvIcfmtZm2yQ?= =?us-ascii?Q?9eG3mPQfwXmYfLfgwC3yLDmON1PK2qUZeydbVKzbQ0zO+HeC9zst3TZwXB+C?= =?us-ascii?Q?mciUrOguNa4AK1UZKDIHwnZihmv5xQ01IWT6ojbG2parBUpUFqlBCZKXzyHl?= =?us-ascii?Q?cn0ANeqRKxqn1i9mAFyuFuSncYBz+EMDMzRo6dhFeBYLDk9HbqM3j20Icqz6?= =?us-ascii?Q?DI6nuh6KClvP2n/q2Gza36Vwpzlyunp4XJ0cB0Ge5cxBgsBoqYqpF8zgBpsW?= =?us-ascii?Q?iRRl/R3EejPmdOqg/g4vRODB9L+lhiZnvkyACx7JHgkphh+7eCaYakMrHakL?= =?us-ascii?Q?50kMNfnPL13yuP8eOITqEO1TKd8/TVNkg+hsb8Hr5JJ5FBpSG8Nga1sKIkYm?= =?us-ascii?Q?t+wor38u8A3qlaQ02y6OgiylWmq/ept4bEU6xxclKI8klBpD8DBPl8dWFGp2?= =?us-ascii?Q?RE7DYfAJiXsZR310daoOne6e?= MIME-Version: 1.0 X-MS-Exchange-Transport-CrossTenantHeadersStamped: AS8PR08MB6631 Original-Authentication-Results: arm.com; dkim=none (message not signed) header.d=none;arm.com; dmarc=none action=none header.from=arm.com; X-EOPAttributedMessage: 0 X-MS-Exchange-Transport-CrossTenantHeadersStripped: DB5EUR03FT017.eop-EUR03.prod.protection.outlook.com X-MS-Office365-Filtering-Correlation-Id-Prvs: b2026d5b-4d96-458a-ec77-08d9146202a9 X-Microsoft-Antispam: BCL:0; X-Microsoft-Antispam-Message-Info: GzqCazSIlWfPo5KGqms5kGS0Yt3E2qVKqsQsImKqWglnF9rb56fxYZemtPiFlUV2TNcQedH2O5np7BDuZntcc40AVODPdCvQ7rxa+gAMCRpXahOPTSEJQcoVCGDoC9REcArvggunOWTCsF4HHYQhcXfhXNGysZY3tduoWT9xaBdwzxcttpBL6JHtX5t3oyCihnNKl3K30i5wp+gH4mBBOnRn72LeWj3GgXZls0WL/Xt7XNJHAf2XWGlXxa8mG18LKE6pKV1c57NeWeDbw0wPxho2zZwSYBbSGE7MPiDLOLzDX3EAbGVbzQEzVKMDAgsHdM1tLe/cx+LDGF12WMGPazaiZeFr8PUWlwajtKBNqc+AzHNKvw4ZfHcaPrqoYYYXPJBsbU8yjJOR9m/QLrdl0+6SE121LdRRMj4U5mKdVRaBv9rDyHiAxKz1ipg3q0W8e9/CLkebX3GGus2Ni5TK2nbEd4DP7isbLzkPIMnJ+5B4NByI2yi71X4APoYI3JDYQLPtzj+n8jUCIxvKhFk7Q9tm9JKSHDUxG9jS8BxZLzE9NYmTxloa6HYAgfWr1B5pwRLjK87YbmL8xlNdp+g2spkLrNhCEMlx4zom2URXeyCgHDJGof1FfhyvsGzZSHqOzkR1vmNMXc4FzdP5DjRcYbzECMHyG39vHGj85CCEO7E= X-Forefront-Antispam-Report: CIP:63.35.35.123; CTRY:IE; LANG:en; SCL:1; SRV:; IPV:CAL; SFV:NSPM; H:64aa7808-outbound-1.mta.getcheckrecipient.com; PTR:ec2-63-35-35-123.eu-west-1.compute.amazonaws.com; CAT:NONE; SFS:(4636009)(396003)(346002)(39860400002)(376002)(136003)(36840700001)(46966006)(55016002)(33656002)(6862004)(6506007)(336012)(26005)(70206006)(30864003)(53546011)(36860700001)(4326008)(478600001)(9686003)(5660300002)(186003)(70586007)(52536014)(316002)(7696005)(86362001)(82740400003)(8936002)(82310400003)(54906003)(356005)(2906002)(81166007)(47076005)(83380400001)(6636002)(8676002); DIR:OUT; SFP:1101; X-OriginatorOrg: arm.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 11 May 2021 09:49:10.1039 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: a87437c8-e995-4c6d-dbbb-08d9146206ae X-MS-Exchange-CrossTenant-Id: f34e5979-57d9-4aaa-ad4d-b122a662184d X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=f34e5979-57d9-4aaa-ad4d-b122a662184d; Ip=[63.35.35.123]; Helo=[64aa7808-outbound-1.mta.getcheckrecipient.com] X-MS-Exchange-CrossTenant-AuthSource: DB5EUR03FT017.eop-EUR03.prod.protection.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: AM6PR08MB4785 X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20210511_024915_696652_F45B87D2 X-CRM114-Status: GOOD ( 32.19 ) X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.34 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Content-Type: text/plain; charset="us-ascii" Content-Transfer-Encoding: 7bit Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org Hi Andre, > -----Original Message----- > From: Andre Przywara > Sent: Tuesday, May 11, 2021 4:00 PM > To: Jaxson Han > Cc: Mark Rutland ; linux-arm- > kernel@lists.infradead.org; Wei Chen > Subject: Re: [boot-wrapper PATCH 5/5] aarch64: Introduce EL2 boot code for > Armv8-R AArch64 > > On Tue, 11 May 2021 02:03:32 +0000 > Jaxson Han wrote: > > Hi, > > > > -----Original Message----- > > > From: Andre Przywara > > > Sent: Monday, May 10, 2021 4:55 PM > > > To: Jaxson Han > > > Cc: Mark Rutland ; linux-arm- > > > kernel@lists.infradead.org; Wei Chen > > > Subject: Re: [boot-wrapper PATCH 5/5] aarch64: Introduce EL2 boot > > > code for Armv8-R AArch64 > > > > > > On Mon, 10 May 2021 02:13:45 +0000 > > > Jaxson Han wrote: > > > > > > > Hi Andre, > > > > > > > > Since GCC 11 has been released and GCC 11 supports the ' > > > > -march=armv8-r', we got a problem when compile the boot-wrapper > with ' > > > -march=armv8-r': > > > > | ../git/arch/aarch64/boot.S:71: Error: selected processor does > > > > | not support > > > system register name 'scr_el3' > > > > | ../git/arch/aarch64/boot.S:73: Error: selected processor does > > > > | not support > > > system register name 'cptr_el3' > > > > | ../git/arch/aarch64/boot.S:84: Error: selected processor does > > > > | not support > > > system register name 'mdcr_el3' > > > > | ../git/arch/aarch64/boot.S:90: Error: selected processor does > > > > | not support > > > system register name 'cptr_el3' > > > > | ../git/arch/aarch64/boot.S:92: Error: selected processor does > > > > | not support > > > system register name 'cptr_el3' > > > > | ../git/arch/aarch64/boot.S:194: Error: selected processor does > > > > | not > > > support system register name 'elr_el3' > > > > | ../git/arch/aarch64/boot.S:195: Error: selected processor does > > > > | not > > > support system register name 'spsr_el3' > > > > > > > > It seems we may need some #if macro to disable all _el3 registers, > > > > but it will break our auto-detection (users should add more > > > > compile/build > > > parameter). > > > > So, may I ask your suggestions? :) > > > > > > Why do you need that in the first place? I think your version worked > > > without it? At least Ubuntu's 9.3.0 compiled it just fine. > > > Or does GCC 11 complain about some v8-r specific registers and you > > > need to add this armv8-r to let them pass, sacrificing all EL3 registers on > the way? > > > > The problem comes from AIS yocto-bsp team. The reason they need this, > > I think, may be that they want to test this new option for v8-r since > > GCC 11 supports v8-r. Anyway, the current version works well. And I > > agree it's neither necessary nor first priority to solve this problem > > for boot-wrapper. But I think it's worth to discuss with you and see > > your suggestions :) > > Well, but each software package sets the stage for the compiler options it can > or cannot accept. And since the boot-wrapper is still foremost a v8-A > software, just compiling it with v8-r (or any other random switch) won't work. > So it's just not valid to use that switch there - it's the task of the Makefile to > set compiler options, any user choices have no guarantee of working anyway. I got it. And we decided remove this option, because it's almost no gain. > > And out of curiosity: what did you expect from using that option? At the very beginning, maybe, expecting reorganization of v8-r registers, or some optimizations? But, since boot-wrapper does nothing but some inits, this option seems useless totally. So, we remove it. > > > > One solution could be to move all accesses to v8-r registers into a > > > separate file, and only assemble/compile this with the v8-r switch. > > > But this sounds like some serious plumbing in the code base. > > > > > > What you could try as well is to use this "s3_0_c12_c12_5" like > > > system register encoding style (this example is for ICC_SRE_EL1). > > > The kernel uses this trick to avoid dependencies on gas knowing > > > about all (new) system register names. Not sure if that is enough to trick > gas into accepting it? > > > > > > Hope that helps. > > > > Yes, it helps! Based on this, we could easily evaluate the efforts:) > > Did you change the EL3 registers this way? Was there any effect on the code? No, I didn't. There's no need to try, I think, with so many efforts and no gain. :) Thanks, Andre > > Cheers, > Andre > > > > > > > Cheers, > > > Andre > > > > > > > > > > > Cheers, > > > > Jaxson > > > > > > > > > -----Original Message----- > > > > > From: Jaxson Han > > > > > Sent: Wednesday, April 28, 2021 11:44 AM > > > > > To: Andre Przywara > > > > > Cc: Mark Rutland ; linux-arm- > > > > > kernel@lists.infradead.org; Wei Chen > > > > > Subject: RE: [boot-wrapper PATCH 5/5] aarch64: Introduce EL2 > > > > > boot code for Armv8-R AArch64 > > > > > > > > > > Hi Andre, > > > > > > > > > > > -----Original Message----- > > > > > > From: Andre Przywara > > > > > > Sent: Monday, April 26, 2021 8:36 PM > > > > > > To: Jaxson Han > > > > > > Cc: Mark Rutland ; linux-arm- > > > > > > kernel@lists.infradead.org; Wei Chen > > > > > > Subject: Re: [boot-wrapper PATCH 5/5] aarch64: Introduce EL2 > > > > > > boot code for Armv8-R AArch64 > > > > > > > > > > > > On Tue, 20 Apr 2021 15:24:38 +0800 Jaxson Han > > > > > > > > > > > > wrote: > > > > > > > > > > > > Hi, > > > > > > > > > > > > > The Armv8-R AArch64 profile does not support the EL3 exception > level. > > > > > > > The Armv8-R AArch64 profile allows for an (optional) > > > > > > > VMSAv8-64 MMU at EL1, which allows to run off-the-shelf > > > > > > > Linux. However EL2 only supports a PMSA, which is not > > > > > > > supported by Linux, so we need to drop into EL1 before entering > the kernel. > > > > > > > > > > > > > > The boot sequence is: > > > > > > > If CurrentEL == EL3, then goto EL3 initialisation and drop to lower > EL > > > > > > > before entering the kernel. > > > > > > > If CurrentEL == EL2 && id_aa64mmfr0_el1.MSA == 0xf (Armv8-R > > > aarch64), > > > > > > > then goto Armv8-R AArch64 initialisation and drop to EL1 before > > > > > > > entering the kernel. > > > > > > > Else, no initialisation and keep the current EL before entering the > > > > > > > kernel. > > > > > > > > > > > > > > Signed-off-by: Jaxson Han > > > > > > > --- > > > > > > > arch/aarch64/boot.S | 51 > > > > > > > +++++++++++++++++++++++++++++++++++++++++++++ > > > > > > > 1 file changed, 51 insertions(+) > > > > > > > > > > > > > > diff --git a/arch/aarch64/boot.S b/arch/aarch64/boot.S index > > > > > > > f7dbf3f..6961a2a 100644 > > > > > > > --- a/arch/aarch64/boot.S > > > > > > > +++ b/arch/aarch64/boot.S > > > > > > > @@ -25,16 +25,22 @@ _start: > > > > > > > * Boot sequence > > > > > > > * If CurrentEL == EL3, then goto EL3 initialisation and drop to > > > > > > > * lower EL before entering the kernel. > > > > > > > + * If CurrentEL == EL2 && id_aa64mmfr0_el1.MSA == 0xf, > > > then goto > > > > > > > + * Armv8-R AArch64 initialisation and drop to EL1 before > > > > > > > + * entering the kernel. > > > > > > > * Else, no initialisation and keep the current EL before > > > > > > > * entering the kernel. > > > > > > > */ > > > > > > > mrs x0, CurrentEL > > > > > > > cmp x0, #CURRENTEL_EL3 > > > > > > > beq el3_init > > > > > > > + cmp x0, #CURRENTEL_EL2 > > > > > > > + beq el2_init > > > > > > > > > > > > nitpick: I tend to compare against EL2, then use b.gt for EL3, > > > > > > b.lt for > > > > > > EL1 and b.eq for EL2 code. Saves you an extra cmp here. > > > > > > > > > > Exactly, I will. Thanks! > > > > > > > > > > > > > > > > > > /* > > > > > > > * We stay in the current EL for entering the kernel > > > > > > > */ > > > > > > > +keep_el: > > > > > > > mov w0, #1 > > > > > > > ldr x1, =flag_keep_el > > > > > > > str w0, [x1] > > > > > > > @@ -112,6 +118,43 @@ el3_init: > > > > > > > str w0, [x1] > > > > > > > b el_max_init > > > > > > > > > > > > > > + /* > > > > > > > + * EL2 Armv8-R AArch64 initialisation > > > > > > > + */ > > > > > > > +el2_init: > > > > > > > + /* Detect Armv8-R AArch64 */ > > > > > > > + mrs x1, id_aa64mmfr0_el1 > > > > > > > + ubfx x1, x1, #48, #4 // MSA > > > > > > > + /* 0xf means Armv8-R AArch64 */ > > > > > > > + cmp x1, 0xf > > > > > > > + bne keep_el > > > > > > > > > > > > Don't we need to also check bits[55:52], to have at least 0b0010? > > > > > > IIUC the support for VMSA in EL1&0 is optional, and should be > > > > > > checked before we proceed? VTCR_EL2[31] can only be set in the > > > 0b0010 case. > > > > > > > > > > Yes, it should be checked, I will add it. > > > > > > > > > > > > > > > > > > + > > > > > > > + mrs x0, midr_el1 > > > > > > > + msr vpidr_el2, x0 > > > > > > > + > > > > > > > + mrs x0, mpidr_el1 > > > > > > > + msr vmpidr_el2, x0 > > > > > > > + > > > > > > > + mov x0, #(1 << 31) // VTCR_MSA: > > > VMSAv8-64 > > > > > > support > > > > > > > + msr vtcr_el2, x0 > > > > > > > + > > > > > > > + /* Enable pointer authentication if present */ > > > > > > > + mrs x1, id_aa64isar1_el1 > > > > > > > + ldr x2, =(((0xff) << 24) | (0xff << 4)) > > > > > > > > > > > > Each feature only holds four bits, so the mask you shift should be > 0xf. > > > > > > > > > > Yes, I will fix. > > > > > > > > > > > > > > > > > > + and x1, x1, x2 > > > > > > > + cbz x1, 1f > > > > > > > + > > > > > > > + mrs x0, hcr_el2 > > > > > > > > > > > > Shouldn't we force HCR_EL2, instead of modifying it? Just to > > > > > > make sure nothing unexpected traps into EL2, which we don't > > > > > > handle very > > > well? > > > > > > So basically just set bit 31 (RES1), plus those two bits on > > > > > > top, if needed. But I also wonder about FIEN[47] and EnSCXT[53] ... > > > > > > > > > > Right, we should force to set HCR_EL2. The API and APK is needed. > > > > > And I will also check if we need the FIEN[47] and EnSCXT[53]. > > > > > > > > > > Thanks, > > > > > Jaxson > > > > > > > > > > > > > > > > > > > > > > > Rest looks alright. > > > > > > > > > > > > Cheers, > > > > > > Andre > > > > > > > > > > > > > + orr x0, x0, #(1 << 40) // AP key enable > > > > > > > + orr x0, x0, #(1 << 41) // AP insn enable > > > > > > > + msr hcr_el2, x0 > > > > > > > + > > > > > > > +1: isb > > > > > > > + mov w0, #SPSR_KERNEL_EL1 > > > > > > > + ldr x1, =spsr_to_elx > > > > > > > + str w0, [x1] > > > > > > > + b el_max_init > > > > > > > + > > > > > > > el_max_init: > > > > > > > ldr x0, =CNTFRQ > > > > > > > msr cntfrq_el0, x0 > > > > > > > @@ -169,10 +212,18 @@ jump_kernel: > > > > > > > */ > > > > > > > bfi x4, x19, #5, #1 > > > > > > > > > > > > > > + mrs x5, CurrentEL > > > > > > > + cmp x5, #CURRENTEL_EL2 > > > > > > > + b.eq 1f > > > > > > > + > > > > > > > msr elr_el3, x19 > > > > > > > msr spsr_el3, x4 > > > > > > > eret > > > > > > > > > > > > > > +1: msr elr_el2, x19 > > > > > > > + msr spsr_el2, x4 > > > > > > > + eret > > > > > > > + > > > > > > > .ltorg > > > > > > > > > > > > > > .data > > > > > > _______________________________________________ linux-arm-kernel mailing list linux-arm-kernel@lists.infradead.org http://lists.infradead.org/mailman/listinfo/linux-arm-kernel