From mboxrd@z Thu Jan 1 00:00:00 1970 From: zhangfei gao Subject: Re: MMC runtime PM patches break libertas probe Date: Fri, 10 Jun 2011 10:02:31 +0800 Message-ID: References: <477F20668A386D41ADCC57781B1F704307FD0BF3B1@SC-VEXCH1.marvell.com> <477F20668A386D41ADCC57781B1F704307FD0BF3BE@SC-VEXCH1.marvell.com> Mime-Version: 1.0 Content-Type: text/plain; charset=ISO-8859-1 Return-path: Received: from mail-vx0-f174.google.com ([209.85.220.174]:58099 "EHLO mail-vx0-f174.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1756527Ab1FJCCc (ORCPT ); Thu, 9 Jun 2011 22:02:32 -0400 Received: by vxi39 with SMTP id 39so1722467vxi.19 for ; Thu, 09 Jun 2011 19:02:32 -0700 (PDT) In-Reply-To: Sender: linux-mmc-owner@vger.kernel.org List-Id: linux-mmc@vger.kernel.org To: Ohad Ben-Cohen Cc: Bing Zhao , Daniel Drake , "linux-mmc@vger.kernel.org" , Mike Rapoport , Zhangfei Gao On Wed, Jun 8, 2011 at 10:34 PM, Ohad Ben-Cohen wrote: > Hi Bing, > > On Sat, Jun 4, 2011 at 1:52 AM, Ohad Ben-Cohen wrote: >> On Sat, Jun 4, 2011 at 1:28 AM, Bing Zhao wrote: >>> "CMD5 Arg=0" refers to the very first CMD5 sent from host during initialization sequence. >>> This is required because our state machine always expects two CMD5 from host (5, 5, 3, 7, ...). >> >> Great, thanks for confirming this ! > > I have another question please. > > Does the sd8686 require an SDIO I/O reset (CMD52 setting bit 3 of > address 0x6 of the CCCR) to it after powering it on ? > > Daniel (cc'ed) is trying to power it off and back on, and it does seem > to work in the first time, without sending a reset. In the second > time, though, the card doesn't answer CMD5 anymore, unless Daniel is > sending it an SDIO I/O reset. I was wondering whether this is an > sd8686 requirement, or whether we have some other issue at hand. Hi, Ohad Here is answer got from the sd8686 maintainer. For 8686, the SDIO state machine can only handle init sequence (CMD5, 5, 3, 7) from host once. If host sends another init sequence, it will not be able to handle CMD5 and causes the SDIO block to hang. Chips that are newer than 8686 will be able to handle multiple init sequence from host. So yes, for 8686, an IO reset is needed before host can send a new set of init sequence. > > Thanks, > Ohad. >