All of lore.kernel.org
 help / color / mirror / Atom feed
From: Ang, Chee Hong <chee.hong.ang@intel.com>
To: u-boot@lists.denx.de
Subject: [PATCH v1 00/20] Enable ARM Trusted Firmware for U-Boot
Date: Wed, 4 Dec 2019 07:40:01 +0000	[thread overview]
Message-ID: <BN7PR11MB2659841FEABE10B593C25E5FA25D0@BN7PR11MB2659.namprd11.prod.outlook.com> (raw)
In-Reply-To: <e6fa70c6-456d-fe8f-0bb5-0f997489472d@gmail.com>

> Am 02.12.2019 um 11:25 schrieb chee.hong.ang at intel.com:
> > From: "Ang, Chee Hong" <chee.hong.ang@intel.com>
> >
> > New U-boot flow with ARM Trusted Firmware (ATF) support:
> > SPL (EL3) -> ATF-BL31 (EL3) -> U-Boot Proper (EL2) -> Linux (EL1)
> >
> > SPL loads the u-boot.itb which consist of:
> > 1) u-boot-nodtb.bin (U-Boot Proper image)
> > 2) u-boot.dtb (U-Boot Proper DTB)
> > 3) bl31.bin (ATF-BL31 image)
> >
> > Supported Platform: Intel SoCFPGA 64bits (Stratix10 & Agilex)
> >
> > Now, U-Boot Proper is running in non-secure mode (EL2), it invokes
> > SMC/PSCI calls provided by ATF to perform COLD reset, System Manager
> > register accesses and mailbox communications with Secure Device
> > Manager (SDM).
> >
> > Steps to build the U-Boot with ATF support:
> > 1) Build U-Boot
> > 2) Build ATF BL31
> > 3) Copy ATF BL31 binary image into U-Boot's root folder
> > 4) "make u-boot.itb" to generate u-boot.itb
> >
> > These patchsets have dependency on:
> > [U-Boot,v8,00/19] Add Intel Agilex SoC support:
> > https://patchwork.ozlabs.org/cover/1201373/
> 
> BTW, does this series supersede these wo:
> https://patchwork.ozlabs.org/user/todo/uboot/?series=106463
> https://patchwork.ozlabs.org/user/todo/uboot/?series=106465
Yes. These 2 patches are quite dated as they are using "__secure" section method for PSCI code.
> 
> I'm just updating my patchwork todo list...
> 
> Regards,
> Simon
> 
> >
> > Chee Hong Ang (19):
> >    arm: socfpga: add fit source file for pack itb with ATF
> >    arm: socfpga: Add function for checking description from FIT image
> >    arm: socfpga: Load FIT image with ATF support
> >    arm: socfpga: Override 'lowlevel_init' to support ATF
> >    configs: socfpga: Enable FIT image loading with ATF support
> >    arm: socfpga: Disable "spin-table" method for booting Linux
> >    arm: socfpga: Add SMC helper function for Intel SOCFPGA (64bits)
> >    arm: socfpga: Define SMC function identifiers for PSCI SiP services
> >    arm: socfpga: Add secure register access helper functions for SoC
> >      64bits
> >    arm: socfpga: Secure register access for clock manager (SoC 64bits)
> >    arm: socfpga: Secure register access in PHY mode setup
> >    arm: socfpga: Secure register access for reading PLL frequency
> >    mmc: dwmmc: socfpga: Secure register access in MMC driver
> >    net: designware: socfpga: Secure register access in MAC driver
> >    arm: socfpga: Secure register access in Reset Manager driver
> >    arm: socfpga: stratix10: Initialize timer in SPL
> >    arm: socfpga: stratix10: Refactor FPGA reconfig driver to support ATF
> >    arm: socfpga: Bridge reset now invokes SMC calls to query FPGA config
> >      status
> >    sysreset: socfpga: Invoke PSCI call for COLD reset
> >
> > Dalon Westergreen (1):
> >    configs: stratix10: Remove CONFIG_OF_EMBED
> >
> >   arch/arm/mach-socfpga/Kconfig                      |   2 -
> >   arch/arm/mach-socfpga/Makefile                     |   4 +
> >   arch/arm/mach-socfpga/board.c                      |  10 +
> >   arch/arm/mach-socfpga/clock_manager_agilex.c       |   5 +-
> >   arch/arm/mach-socfpga/clock_manager_s10.c          |   5 +-
> >   arch/arm/mach-socfpga/include/mach/misc.h          |   3 +
> >   .../mach-socfpga/include/mach/secure_reg_helper.h  |  20 ++
> >   arch/arm/mach-socfpga/lowlevel_init.S              |  48 +++
> >   arch/arm/mach-socfpga/misc_s10.c                   |  47 ++-
> >   arch/arm/mach-socfpga/reset_manager_s10.c          |  31 +-
> >   arch/arm/mach-socfpga/secure_reg_helper.c          |  67 ++++
> >   arch/arm/mach-socfpga/timer_s10.c                  |   3 +-
> >   arch/arm/mach-socfpga/wrap_pll_config_s10.c        |   9 +-
> >   board/altera/soc64/its/fit_spl_atf.its             |  51 +++
> >   configs/socfpga_agilex_defconfig                   |   8 +-
> >   configs/socfpga_stratix10_defconfig                |   9 +-
> >   drivers/fpga/stratix10.c                           | 261 ++++----------
> >   drivers/mmc/socfpga_dw_mmc.c                       |   7 +-
> >   drivers/net/dwmac_socfpga.c                        |   5 +-
> >   drivers/sysreset/sysreset_socfpga_s10.c            |   4 +-
> >   include/configs/socfpga_soc64_common.h             |   2 +-
> >   include/linux/intel-smc.h                          | 374 +++++++++++++++++++++
> >   22 files changed, 732 insertions(+), 243 deletions(-)
> >   create mode 100644 arch/arm/mach-
> socfpga/include/mach/secure_reg_helper.h
> >   create mode 100644 arch/arm/mach-socfpga/lowlevel_init.S
> >   create mode 100644 arch/arm/mach-socfpga/secure_reg_helper.c
> >   create mode 100644 board/altera/soc64/its/fit_spl_atf.its
> >   create mode 100644 include/linux/intel-smc.h
> >

      reply	other threads:[~2019-12-04  7:40 UTC|newest]

Thread overview: 43+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2019-12-02 10:25 [U-Boot] [PATCH v1 00/20] Enable ARM Trusted Firmware for U-Boot chee.hong.ang at intel.com
2019-12-02 10:25 ` [U-Boot] [PATCH v1 01/20] configs: stratix10: Remove CONFIG_OF_EMBED chee.hong.ang at intel.com
2019-12-02 10:25 ` [U-Boot] [PATCH v1 02/20] arm: socfpga: add fit source file for pack itb with ATF chee.hong.ang at intel.com
2019-12-02 10:25 ` [U-Boot] [PATCH v1 03/20] arm: socfpga: Add function for checking description from FIT image chee.hong.ang at intel.com
2019-12-02 10:25 ` [U-Boot] [PATCH v1 04/20] arm: socfpga: Load FIT image with ATF support chee.hong.ang at intel.com
2019-12-02 10:25 ` [U-Boot] [PATCH v1 05/20] arm: socfpga: Override 'lowlevel_init' to support ATF chee.hong.ang at intel.com
2019-12-02 10:25 ` [U-Boot] [PATCH v1 06/20] configs: socfpga: Enable FIT image loading with ATF support chee.hong.ang at intel.com
2019-12-02 10:25 ` [U-Boot] [PATCH v1 07/20] arm: socfpga: Disable "spin-table" method for booting Linux chee.hong.ang at intel.com
2019-12-02 10:25 ` [U-Boot] [PATCH v1 08/20] arm: socfpga: Add SMC helper function for Intel SOCFPGA (64bits) chee.hong.ang at intel.com
2019-12-02 10:25 ` [U-Boot] [PATCH v1 09/20] arm: socfpga: Define SMC function identifiers for PSCI SiP services chee.hong.ang at intel.com
2019-12-02 10:25 ` [U-Boot] [PATCH v1 10/20] arm: socfpga: Add secure register access helper functions for SoC 64bits chee.hong.ang at intel.com
2019-12-02 10:25 ` [U-Boot] [PATCH v1 11/20] arm: socfpga: Secure register access for clock manager (SoC 64bits) chee.hong.ang at intel.com
2019-12-02 10:25 ` [U-Boot] [PATCH v1 12/20] arm: socfpga: Secure register access in PHY mode setup chee.hong.ang at intel.com
2019-12-02 10:25 ` [U-Boot] [PATCH v1 13/20] arm: socfpga: Secure register access for reading PLL frequency chee.hong.ang at intel.com
2019-12-02 10:25 ` [U-Boot] [PATCH v1 14/20] mmc: dwmmc: socfpga: Secure register access in MMC driver chee.hong.ang at intel.com
2019-12-02 10:25 ` [U-Boot] [PATCH v1 15/20] net: designware: socfpga: Secure register access in MAC driver chee.hong.ang at intel.com
2019-12-02 10:25 ` [U-Boot] [PATCH v1 16/20] arm: socfpga: Secure register access in Reset Manager driver chee.hong.ang at intel.com
2019-12-02 10:25 ` [U-Boot] [PATCH v1 17/20] arm: socfpga: stratix10: Initialize timer in SPL chee.hong.ang at intel.com
2019-12-02 10:25 ` [U-Boot] [PATCH v1 18/20] arm: socfpga: stratix10: Refactor FPGA reconfig driver to support ATF chee.hong.ang at intel.com
2019-12-02 10:25 ` [U-Boot] [PATCH v1 19/20] arm: socfpga: Bridge reset now invokes SMC calls to query FPGA config status chee.hong.ang at intel.com
2019-12-02 10:25 ` [U-Boot] [PATCH v1 20/20] sysreset: socfpga: Invoke PSCI call for COLD reset chee.hong.ang at intel.com
2019-12-02 13:27 ` [U-Boot] [PATCH v1 00/20] Enable ARM Trusted Firmware for U-Boot Simon Goldschmidt
2019-12-02 13:38   ` Ang, Chee Hong
2019-12-02 13:53     ` Simon Goldschmidt
2019-12-02 14:05       ` Ang, Chee Hong
2019-12-02 14:19         ` Ang, Chee Hong
2019-12-02 14:28         ` Simon Goldschmidt
2019-12-02 15:18           ` Ang, Chee Hong
2019-12-02 15:32             ` Simon Goldschmidt
2019-12-02 16:10               ` Ang, Chee Hong
2019-12-02 20:40                 ` Simon Goldschmidt
2019-12-03  1:37                   ` Ang, Chee Hong
2019-12-03 11:35                     ` Simon Goldschmidt
2019-12-03 14:45                       ` Ang, Chee Hong
2019-12-03 14:59                         ` Dalon L Westergreen
2019-12-03 20:09                           ` Simon Goldschmidt
2019-12-03 23:18                             ` Tom Rini
2019-12-03 15:10                         ` Simon Goldschmidt
2019-12-03 18:31                           ` Ang, Chee Hong
2019-12-03 20:08                             ` Simon Goldschmidt
2019-12-04  7:34                               ` Ang, Chee Hong
2019-12-03 20:29 ` Simon Goldschmidt
2019-12-04  7:40   ` Ang, Chee Hong [this message]

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=BN7PR11MB2659841FEABE10B593C25E5FA25D0@BN7PR11MB2659.namprd11.prod.outlook.com \
    --to=chee.hong.ang@intel.com \
    --cc=u-boot@lists.denx.de \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.