All of lore.kernel.org
 help / color / mirror / Atom feed
From: Krishna Reddy <vdumpa@nvidia.com>
To: kbuild-all@lists.01.org
Subject: Re: [kbuild] Re: [PATCH v5 1/5] iommu/arm-smmu: add NVIDIA implementation for dual ARM MMU-500 usage
Date: Fri, 22 May 2020 20:27:49 +0000	[thread overview]
Message-ID: <BYAPR12MB27104C642532040D37A9CD42B3B40@BYAPR12MB2710.namprd12.prod.outlook.com> (raw)
In-Reply-To: <20200522115059.GE22511@kadam>

[-- Attachment #1: Type: text/plain, Size: 658 bytes --]

>If you fix the issue, kindly add following tag as appropriate
>Reported-by: kbuild test robot <lkp@intel.com>

Thanks Dan. Will do.

>74ddf19a83203a Krishna Reddy 2020-05-21  150            if (IS_ERR(nsmmu->bases[i]))
>74ddf19a83203a Krishna Reddy 2020-05-21 @151                    return (struct arm_smmu_device *)nsmmu->bases[i];
                                                                       ^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^
>This should be "return ERR_CAST(nsmmu->bases[i]);"

>regards,
>dan carepenter

>---
>0-DAY CI Kernel Test Service, Intel Corporation https://lists.01.org/hyperkitty/list/kbuild-all(a)lists.01.org

  reply	other threads:[~2020-05-22 20:27 UTC|newest]

Thread overview: 35+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2020-05-21 23:31 [PATCH v5 0/5] Nvidia Arm SMMUv2 Implementation Krishna Reddy
2020-05-21 23:31 ` Krishna Reddy
2020-05-21 23:31 ` Krishna Reddy
2020-05-21 23:31 ` Krishna Reddy
     [not found] ` <20200521233107.11968-1-vdumpa-DDmLM1+adcrQT0dZR+AlfA@public.gmane.org>
2020-05-21 23:31   ` [PATCH v5 1/5] iommu/arm-smmu: add NVIDIA implementation for dual ARM MMU-500 usage Krishna Reddy
2020-05-21 23:31     ` Krishna Reddy
2020-05-21 23:31     ` Krishna Reddy
2020-05-21 23:31     ` Krishna Reddy
2020-05-22 11:50     ` Dan Carpenter
2020-05-22 11:50       ` [kbuild] " Dan Carpenter
2020-05-22 20:27       ` Krishna Reddy [this message]
2020-05-21 23:31   ` [PATCH v5 4/5] arm64: tegra: Add DT node for T194 SMMU Krishna Reddy
2020-05-21 23:31     ` Krishna Reddy
2020-05-21 23:31     ` Krishna Reddy
2020-05-21 23:31     ` Krishna Reddy
2020-05-21 23:31   ` [PATCH v5 5/5] arm64: tegra: enable SMMU for SDHCI and EQOS on T194 Krishna Reddy
2020-05-21 23:31     ` Krishna Reddy
2020-05-21 23:31     ` Krishna Reddy
2020-05-21 23:31     ` Krishna Reddy
2020-05-22 15:14   ` [PATCH v5 0/5] Nvidia Arm SMMUv2 Implementation Thierry Reding
2020-05-22 15:14     ` Thierry Reding
2020-05-22 15:14     ` Thierry Reding
2020-05-22 15:14     ` Thierry Reding
2020-05-22 18:10     ` Krishna Reddy
2020-05-22 18:10       ` Krishna Reddy
2020-05-22 18:10       ` Krishna Reddy
2020-05-22 18:10       ` Krishna Reddy
2020-05-21 23:31 ` [PATCH v5 2/5] dt-bindings: arm-smmu: Add binding for Tegra194 SMMU Krishna Reddy
2020-05-21 23:31   ` Krishna Reddy
2020-05-21 23:31   ` Krishna Reddy
2020-05-21 23:31   ` Krishna Reddy
2020-05-21 23:31 ` [PATCH v5 3/5] iommu/arm-smmu: Add global/context fault implementation hooks Krishna Reddy
2020-05-21 23:31   ` Krishna Reddy
2020-05-21 23:31   ` Krishna Reddy
2020-05-21 23:31   ` Krishna Reddy

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=BYAPR12MB27104C642532040D37A9CD42B3B40@BYAPR12MB2710.namprd12.prod.outlook.com \
    --to=vdumpa@nvidia.com \
    --cc=kbuild-all@lists.01.org \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.