From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-12.8 required=3.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,FREEMAIL_FORGED_FROMDOMAIN,FREEMAIL_FROM, HEADER_FROM_DIFFERENT_DOMAINS,INCLUDES_CR_TRAILER,INCLUDES_PATCH, MAILING_LIST_MULTI,SPF_HELO_NONE,SPF_PASS autolearn=ham autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id 241D5C48BE0 for ; Fri, 11 Jun 2021 14:20:29 +0000 (UTC) Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by mail.kernel.org (Postfix) with ESMTP id F09E86140B for ; Fri, 11 Jun 2021 14:20:28 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S231415AbhFKOWZ (ORCPT ); Fri, 11 Jun 2021 10:22:25 -0400 Received: from mail-ot1-f42.google.com ([209.85.210.42]:36464 "EHLO mail-ot1-f42.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S231180AbhFKOWV (ORCPT ); Fri, 11 Jun 2021 10:22:21 -0400 Received: by mail-ot1-f42.google.com with SMTP id h24-20020a9d64180000b029036edcf8f9a6so3294139otl.3 for ; Fri, 11 Jun 2021 07:20:12 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20161025; h=mime-version:references:in-reply-to:from:date:message-id:subject:to :cc; bh=K4P+q7/z/d9uc91bHeqI007ymoU7moF88+kTQ4vSKXQ=; b=b+J27d4+XVjAVKtOfKBiIZKuF1ueTC70yZ4eault9Pg+ool3MR86efko+YU4+qxSyJ BlVersqXkhS4FN2BYAplLjMx960x6QJBOfhFzPGTzWuQONRdQlnzcDtHME6Y/vCZLCgI 1MmmOfjA1yq067khGH97QVGTLegJAyjWW0C92GMlhiyH55L+VnYjIJEmsG6EqF8zQXhB SyKLxpmAfOyFkL9dwIXfo7uvYjhoSoSnMXG+dCEiV/tMVjROWupzWJ0r10AocDIz26ST dVphOKN/qtopHERdbxMW8qygOZ2XWL9LQsL9mMTugECWYRRV3zb8TKVEW+IYNg3dd5Ci 7UMQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:mime-version:references:in-reply-to:from:date :message-id:subject:to:cc; bh=K4P+q7/z/d9uc91bHeqI007ymoU7moF88+kTQ4vSKXQ=; b=pwtrI4HtreJKWj9e3tP+kFRqjRjch7b3IJeYwlZfAfd2lxAcMy2zOs2FPNUMZBufdS tZalOdrwAw1qiz6FNDgkABgQ52FBds2Fzm1oLTZ+sBFcTCnoYMDjkaxUYCUvRX6E2ReI 9ioUPeVNDw6QUGyNzum3FTNpSDrm2NDHQuYwyvUJr4ifqWUhLfEiDNoTHPok4iRyse7A REr+PJTYwc1lZSqzfaiEraTsRBBGIF8Kc1KuKjVwKruayqCxmE3hnmAoIw0d0mBPql9b gaNzXAXqDMReKFFV6uf0r0vU/n5iAjh/d5zFBY/aiM87Jib31dx1s/oyJ8zl+JzlI8Sn wJmQ== X-Gm-Message-State: AOAM533b3K/wEZIGyinx0Gd3ZJM/smwMvKTSkgQxCxsdIKSLh4i8466e AIs9MyXcPVbxAZPTmIVqGzo7q/Pwe47vuZbN4Tw= X-Google-Smtp-Source: ABdhPJzFheyrmaabNN3060rDsJmuv0K9OvVePIJeT9qHPtKS9GBzyIEpT5WzLVdAly7pJAqYkmMw7DmcB6jC1AT4Z1E= X-Received: by 2002:a05:6830:43:: with SMTP id d3mr3292764otp.118.1623421151813; Fri, 11 Jun 2021 07:19:11 -0700 (PDT) MIME-Version: 1.0 References: <20210607083921.2668568-1-ping.bai@nxp.com> <20210607083921.2668568-10-ping.bai@nxp.com> In-Reply-To: <20210607083921.2668568-10-ping.bai@nxp.com> From: Dong Aisheng Date: Fri, 11 Jun 2021 22:17:55 +0800 Message-ID: Subject: Re: [PATCH 09/11] dt-bindings: clock: Add imx8ulp clock support To: Jacky Bai Cc: Rob Herring , Shawn Guo , Stephen Boyd , Sascha Hauer , Linus Walleij , Dong Aisheng , Fabio Estevam , Sascha Hauer , dl-linux-imx , devicetree , "moderated list:ARM/FREESCALE IMX / MXC ARM ARCHITECTURE" Content-Type: text/plain; charset="UTF-8" Precedence: bulk List-ID: X-Mailing-List: devicetree@vger.kernel.org On Mon, Jun 7, 2021 at 4:39 PM Jacky Bai wrote: > > Add the clock dt-binding file for i.MX8ULP. > > Signed-off-by: Jacky Bai > --- > .../bindings/clock/imx8ulp-clock.yaml | 72 +++++ > include/dt-bindings/clock/imx8ulp-clock.h | 261 ++++++++++++++++++ > 2 files changed, 333 insertions(+) > create mode 100644 Documentation/devicetree/bindings/clock/imx8ulp-clock.yaml > create mode 100644 include/dt-bindings/clock/imx8ulp-clock.h > > diff --git a/Documentation/devicetree/bindings/clock/imx8ulp-clock.yaml b/Documentation/devicetree/bindings/clock/imx8ulp-clock.yaml > new file mode 100644 > index 000000000000..ffe7b713d4e7 > --- /dev/null > +++ b/Documentation/devicetree/bindings/clock/imx8ulp-clock.yaml > @@ -0,0 +1,72 @@ > +# SPDX-License-Identifier: GPL-2.0 > +%YAML 1.2 > +--- > +$id: http://devicetree.org/schemas/clock/imx8ulp-clock.yaml# > +$schema: http://devicetree.org/meta-schemas/core.yaml# > + > +title: NXP i.MX8ULP Clock Control Module Binding > + > +maintainers: > + - Jacky Bai > + > +description: | > + On i.MX8ULP, The clock sources generation, distribution and management is > + under the control of several CGCs & PCCs modules. The CGC modules generate > + and distribute clocks on the device. PCC modules control clock selection, > + optional division and clock gating mode for peripherals > + > +properties: > + compatible: > + enum: > + - fsl,imx8ulp-cgc1 > + - fsl,imx8ulp-cgc2 > + - fsl,imx8ulp-pcc3 > + - fsl,imx8ulp-pcc4 > + - fsl,imx8ulp-pcc5 > + > + reg: > + maxItems: 1 > + > + clocks: > + description: > + specify the external clocks used by the CGC module, the clocks > + are rosc, sosc, frosc, lposc > + maxItems: 4 > + > + clock-names: > + description: > + specify the external clocks names used by the CGC module. the valid > + clock names should rosc, sosc, frosc, lposc. pls list const names for schema to check, then you don't need to have description property > + maxItems: 4 > + > + '#clock-cells': > + const: 1 > + description: > + The clock consumer should specify the desired clock by having the clock > + ID in its "clocks" phandle cell. See include/dt-bindings/clock/imx8ulp-clock.h > + for the full list of i.MX8ULP clock IDs. > + > +required: > + - compatible > + - reg > + - '#clock-cells' > + missing clocks/clock-names? > +additionalProperties: false > + > +examples: > + # Clock Control Module node: > + - | > + clock-controller@292c0000 { > + compatible = "fsl,imx8ulp-cgc1"; > + reg = <0x292c0000 0x10000>; > + clocks = <&rosc>, <&sosc>, <&frosc>, <&lposc>; > + clock-names = "rosc", "sosc", "frosc", "lposc"; > + #clock-cells = <1>; > + }; > + > + - | > + clock-controller@292d0000 { > + compatible = "fsl,imx8ulp-pcc3"; > + reg = <0x292d0000 0x10000>; > + #clock-cells = <1>; > + }; > diff --git a/include/dt-bindings/clock/imx8ulp-clock.h b/include/dt-bindings/clock/imx8ulp-clock.h > new file mode 100644 > index 000000000000..61518775f434 > --- /dev/null > +++ b/include/dt-bindings/clock/imx8ulp-clock.h > @@ -0,0 +1,261 @@ > +/* SPDX-License-Identifier: GPL-2.0 */ > +/* > + * Copyright 2021 NXP > + */ > + > +#ifndef __DT_BINDINGS_CLOCK_IMX8ULP_H > +#define __DT_BINDINGS_CLOCK_IMX8ULP_H > + > +#define IMX8ULP_CLK_DUMMY 0 > +#define IMX8ULP_CLK_ROSC 1 > +#define IMX8ULP_CLK_FROSC 2 > +#define IMX8ULP_CLK_LPOSC 3 > +#define IMX8ULP_CLK_SOSC 4 > + > +/* CGC1 */ Should this be on the top to avoid confusing? Regards Aisheng > +#define IMX8ULP_CLK_SPLL2 5 > +#define IMX8ULP_CLK_SPLL3 6 > +#define IMX8ULP_CLK_A35_SEL 7 > +#define IMX8ULP_CLK_A35_DIV 8 > +#define IMX8ULP_CLK_SPLL2_PRE_SEL 9 > +#define IMX8ULP_CLK_SPLL3_PRE_SEL 10 > +#define IMX8ULP_CLK_SPLL3_PFD0 11 > +#define IMX8ULP_CLK_SPLL3_PFD1 12 > +#define IMX8ULP_CLK_SPLL3_PFD2 13 > +#define IMX8ULP_CLK_SPLL3_PFD3 14 > +#define IMX8ULP_CLK_SPLL3_PFD0_DIV1 15 > +#define IMX8ULP_CLK_SPLL3_PFD0_DIV2 16 > +#define IMX8ULP_CLK_SPLL3_PFD1_DIV1 17 > +#define IMX8ULP_CLK_SPLL3_PFD1_DIV2 18 > +#define IMX8ULP_CLK_SPLL3_PFD2_DIV1 19 > +#define IMX8ULP_CLK_SPLL3_PFD2_DIV2 20 > +#define IMX8ULP_CLK_SPLL3_PFD3_DIV1 21 > +#define IMX8ULP_CLK_SPLL3_PFD3_DIV2 22 > +#define IMX8ULP_CLK_NIC_SEL 23 > +#define IMX8ULP_CLK_NIC_AD_DIVPLAT 24 > +#define IMX8ULP_CLK_NIC_PER_DIVPLAT 25 > +#define IMX8ULP_CLK_XBAR_SEL 26 > +#define IMX8ULP_CLK_XBAR_AD_DIVPLAT 27 > +#define IMX8ULP_CLK_XBAR_DIVBUS 28 > +#define IMX8ULP_CLK_XBAR_AD_SLOW 29 > +#define IMX8ULP_CLK_SOSC_DIV1 30 > +#define IMX8ULP_CLK_SOSC_DIV2 31 > +#define IMX8ULP_CLK_SOSC_DIV3 32 > +#define IMX8ULP_CLK_FROSC_DIV1 33 > +#define IMX8ULP_CLK_FROSC_DIV2 34 > +#define IMX8ULP_CLK_FROSC_DIV3 35 > +#define IMX8ULP_CLK_SPLL3_VCODIV 36 > +#define IMX8ULP_CLK_SPLL3_PFD0_DIV1_GATE 37 > +#define IMX8ULP_CLK_SPLL3_PFD0_DIV2_GATE 38 > +#define IMX8ULP_CLK_SPLL3_PFD1_DIV1_GATE 39 > +#define IMX8ULP_CLK_SPLL3_PFD1_DIV2_GATE 40 > +#define IMX8ULP_CLK_SPLL3_PFD2_DIV1_GATE 41 > +#define IMX8ULP_CLK_SPLL3_PFD2_DIV2_GATE 42 > +#define IMX8ULP_CLK_SPLL3_PFD3_DIV1_GATE 43 > +#define IMX8ULP_CLK_SPLL3_PFD3_DIV2_GATE 44 > +#define IMX8ULP_CLK_SOSC_DIV1_GATE 45 > +#define IMX8ULP_CLK_SOSC_DIV2_GATE 46 > +#define IMX8ULP_CLK_SOSC_DIV3_GATE 47 > +#define IMX8ULP_CLK_FROSC_DIV1_GATE 48 > +#define IMX8ULP_CLK_FROSC_DIV2_GATE 49 > +#define IMX8ULP_CLK_FROSC_DIV3_GATE 50 > +#define IMX8ULP_CLK_SAI4_SEL 51 > +#define IMX8ULP_CLK_SAI5_SEL 52 > +#define IMX8ULP_CLK_AUD_CLK1 53 > +#define IMX8ULP_CLK_ARM 54 > +#define IMX8ULP_CLK_ENET_TS_SEL 55 > + > +#define IMX8ULP_CLK_CGC1_END 56 > + > +/* CGC2 */ > +#define IMX8ULP_CLK_PLL4_PRE_SEL 0 > +#define IMX8ULP_CLK_PLL4 1 > +#define IMX8ULP_CLK_PLL4_VCODIV 2 > +#define IMX8ULP_CLK_DDR_SEL 3 > +#define IMX8ULP_CLK_DDR_DIV 4 > +#define IMX8ULP_CLK_LPAV_AXI_SEL 5 > +#define IMX8ULP_CLK_LPAV_AXI_DIV 6 > +#define IMX8ULP_CLK_LPAV_AHB_DIV 7 > +#define IMX8ULP_CLK_LPAV_BUS_DIV 8 > +#define IMX8ULP_CLK_PLL4_PFD0 9 > +#define IMX8ULP_CLK_PLL4_PFD1 10 > +#define IMX8ULP_CLK_PLL4_PFD2 11 > +#define IMX8ULP_CLK_PLL4_PFD3 12 > +#define IMX8ULP_CLK_PLL4_PFD0_DIV1_GATE 13 > +#define IMX8ULP_CLK_PLL4_PFD0_DIV2_GATE 14 > +#define IMX8ULP_CLK_PLL4_PFD1_DIV1_GATE 15 > +#define IMX8ULP_CLK_PLL4_PFD1_DIV2_GATE 16 > +#define IMX8ULP_CLK_PLL4_PFD2_DIV1_GATE 17 > +#define IMX8ULP_CLK_PLL4_PFD2_DIV2_GATE 18 > +#define IMX8ULP_CLK_PLL4_PFD3_DIV1_GATE 19 > +#define IMX8ULP_CLK_PLL4_PFD3_DIV2_GATE 20 > +#define IMX8ULP_CLK_PLL4_PFD0_DIV1 21 > +#define IMX8ULP_CLK_PLL4_PFD0_DIV2 22 > +#define IMX8ULP_CLK_PLL4_PFD1_DIV1 23 > +#define IMX8ULP_CLK_PLL4_PFD1_DIV2 24 > +#define IMX8ULP_CLK_PLL4_PFD2_DIV1 25 > +#define IMX8ULP_CLK_PLL4_PFD2_DIV2 26 > +#define IMX8ULP_CLK_PLL4_PFD3_DIV1 27 > +#define IMX8ULP_CLK_PLL4_PFD3_DIV2 28 > +#define IMX8ULP_CLK_CGC2_SOSC_DIV1_GATE 29 > +#define IMX8ULP_CLK_CGC2_SOSC_DIV2_GATE 30 > +#define IMX8ULP_CLK_CGC2_SOSC_DIV3_GATE 31 > +#define IMX8ULP_CLK_CGC2_SOSC_DIV1 32 > +#define IMX8ULP_CLK_CGC2_SOSC_DIV2 33 > +#define IMX8ULP_CLK_CGC2_SOSC_DIV3 34 > +#define IMX8ULP_CLK_CGC2_FROSC_DIV1_GATE 35 > +#define IMX8ULP_CLK_CGC2_FROSC_DIV2_GATE 36 > +#define IMX8ULP_CLK_CGC2_FROSC_DIV3_GATE 37 > +#define IMX8ULP_CLK_CGC2_FROSC_DIV1 38 > +#define IMX8ULP_CLK_CGC2_FROSC_DIV2 39 > +#define IMX8ULP_CLK_CGC2_FROSC_DIV3 40 > +#define IMX8ULP_CLK_AUD_CLK2 41 > +#define IMX8ULP_CLK_SAI6_SEL 42 > +#define IMX8ULP_CLK_SAI7_SEL 43 > +#define IMX8ULP_CLK_SPDIF_SEL 44 > +#define IMX8ULP_CLK_HIFI_SEL 45 > +#define IMX8ULP_CLK_HIFI_DIVCORE 46 > +#define IMX8ULP_CLK_HIFI_DIVPLAT 47 > +#define IMX8ULP_CLK_DSI_PHY_REF 48 > + > +#define IMX8ULP_CLK_CGC2_END 49 > + > +/* PCC3 */ > +#define IMX8ULP_CLK_WDOG3 0 > +#define IMX8ULP_CLK_WDOG4 1 > +#define IMX8ULP_CLK_LPIT1 2 > +#define IMX8ULP_CLK_TPM4 3 > +#define IMX8ULP_CLK_TPM5 4 > +#define IMX8ULP_CLK_FLEXIO1 5 > +#define IMX8ULP_CLK_I3C2 6 > +#define IMX8ULP_CLK_LPI2C4 7 > +#define IMX8ULP_CLK_LPI2C5 8 > +#define IMX8ULP_CLK_LPUART4 9 > +#define IMX8ULP_CLK_LPUART5 10 > +#define IMX8ULP_CLK_LPSPI4 11 > +#define IMX8ULP_CLK_LPSPI5 12 > +#define IMX8ULP_CLK_DMA1_MP 13 > +#define IMX8ULP_CLK_DMA1_CH0 14 > +#define IMX8ULP_CLK_DMA1_CH1 15 > +#define IMX8ULP_CLK_DMA1_CH2 16 > +#define IMX8ULP_CLK_DMA1_CH3 17 > +#define IMX8ULP_CLK_DMA1_CH4 18 > +#define IMX8ULP_CLK_DMA1_CH5 19 > +#define IMX8ULP_CLK_DMA1_CH6 20 > +#define IMX8ULP_CLK_DMA1_CH7 21 > +#define IMX8ULP_CLK_DMA1_CH8 22 > +#define IMX8ULP_CLK_DMA1_CH9 23 > +#define IMX8ULP_CLK_DMA1_CH10 24 > +#define IMX8ULP_CLK_DMA1_CH11 25 > +#define IMX8ULP_CLK_DMA1_CH12 26 > +#define IMX8ULP_CLK_DMA1_CH13 27 > +#define IMX8ULP_CLK_DMA1_CH14 28 > +#define IMX8ULP_CLK_DMA1_CH15 29 > +#define IMX8ULP_CLK_DMA1_CH16 30 > +#define IMX8ULP_CLK_DMA1_CH17 31 > +#define IMX8ULP_CLK_DMA1_CH18 32 > +#define IMX8ULP_CLK_DMA1_CH19 33 > +#define IMX8ULP_CLK_DMA1_CH20 34 > +#define IMX8ULP_CLK_DMA1_CH21 35 > +#define IMX8ULP_CLK_DMA1_CH22 36 > +#define IMX8ULP_CLK_DMA1_CH23 37 > +#define IMX8ULP_CLK_DMA1_CH24 38 > +#define IMX8ULP_CLK_DMA1_CH25 39 > +#define IMX8ULP_CLK_DMA1_CH26 40 > +#define IMX8ULP_CLK_DMA1_CH27 41 > +#define IMX8ULP_CLK_DMA1_CH28 42 > +#define IMX8ULP_CLK_DMA1_CH29 43 > +#define IMX8ULP_CLK_DMA1_CH30 44 > +#define IMX8ULP_CLK_DMA1_CH31 45 > +#define IMX8ULP_CLK_MU3_A 46 > + > +#define IMX8ULP_CLK_PCC3_END 47 > + > +/* PCC4 */ > +#define IMX8ULP_CLK_FLEXSPI2 0 > +#define IMX8ULP_CLK_TPM6 1 > +#define IMX8ULP_CLK_TPM7 2 > +#define IMX8ULP_CLK_LPI2C6 3 > +#define IMX8ULP_CLK_LPI2C7 4 > +#define IMX8ULP_CLK_LPUART6 5 > +#define IMX8ULP_CLK_LPUART7 6 > +#define IMX8ULP_CLK_SAI4 7 > +#define IMX8ULP_CLK_SAI5 8 > +#define IMX8ULP_CLK_PCTLE 9 > +#define IMX8ULP_CLK_PCTLF 10 > +#define IMX8ULP_CLK_USDHC0 11 > +#define IMX8ULP_CLK_USDHC1 12 > +#define IMX8ULP_CLK_USDHC2 13 > +#define IMX8ULP_CLK_USB0 14 > +#define IMX8ULP_CLK_USB0_PHY 15 > +#define IMX8ULP_CLK_USB1 16 > +#define IMX8ULP_CLK_USB1_PHY 17 > +#define IMX8ULP_CLK_USB_XBAR 18 > +#define IMX8ULP_CLK_ENET 19 > +#define IMX8ULP_CLK_SFA1 20 > +#define IMX8ULP_CLK_RGPIOE 21 > +#define IMX8ULP_CLK_RGPIOF 22 > + > +#define IMX8ULP_CLK_PCC4_END 23 > + > +/* PCC5 */ > +#define IMX8ULP_CLK_TPM8 0 > +#define IMX8ULP_CLK_SAI6 1 > +#define IMX8ULP_CLK_SAI7 2 > +#define IMX8ULP_CLK_SPDIF 3 > +#define IMX8ULP_CLK_ISI 4 > +#define IMX8ULP_CLK_CSI_REGS 5 > +#define IMX8ULP_CLK_PCTLD 6 > +#define IMX8ULP_CLK_CSI 7 > +#define IMX8ULP_CLK_DSI 8 > +#define IMX8ULP_CLK_WDOG5 9 > +#define IMX8ULP_CLK_EPDC 10 > +#define IMX8ULP_CLK_PXP 11 > +#define IMX8ULP_CLK_SFA2 12 > +#define IMX8ULP_CLK_GPU2D 13 > +#define IMX8ULP_CLK_GPU3D 14 > +#define IMX8ULP_CLK_DC_NANO 15 > +#define IMX8ULP_CLK_CSI_CLK_UI 16 > +#define IMX8ULP_CLK_CSI_CLK_ESC 17 > +#define IMX8ULP_CLK_RGPIOD 18 > +#define IMX8ULP_CLK_DMA2_MP 19 > +#define IMX8ULP_CLK_DMA2_CH0 20 > +#define IMX8ULP_CLK_DMA2_CH1 21 > +#define IMX8ULP_CLK_DMA2_CH2 22 > +#define IMX8ULP_CLK_DMA2_CH3 23 > +#define IMX8ULP_CLK_DMA2_CH4 24 > +#define IMX8ULP_CLK_DMA2_CH5 25 > +#define IMX8ULP_CLK_DMA2_CH6 26 > +#define IMX8ULP_CLK_DMA2_CH7 27 > +#define IMX8ULP_CLK_DMA2_CH8 28 > +#define IMX8ULP_CLK_DMA2_CH9 29 > +#define IMX8ULP_CLK_DMA2_CH10 30 > +#define IMX8ULP_CLK_DMA2_CH11 31 > +#define IMX8ULP_CLK_DMA2_CH12 32 > +#define IMX8ULP_CLK_DMA2_CH13 33 > +#define IMX8ULP_CLK_DMA2_CH14 34 > +#define IMX8ULP_CLK_DMA2_CH15 35 > +#define IMX8ULP_CLK_DMA2_CH16 36 > +#define IMX8ULP_CLK_DMA2_CH17 37 > +#define IMX8ULP_CLK_DMA2_CH18 38 > +#define IMX8ULP_CLK_DMA2_CH19 39 > +#define IMX8ULP_CLK_DMA2_CH20 40 > +#define IMX8ULP_CLK_DMA2_CH21 41 > +#define IMX8ULP_CLK_DMA2_CH22 42 > +#define IMX8ULP_CLK_DMA2_CH23 43 > +#define IMX8ULP_CLK_DMA2_CH24 44 > +#define IMX8ULP_CLK_DMA2_CH25 45 > +#define IMX8ULP_CLK_DMA2_CH26 46 > +#define IMX8ULP_CLK_DMA2_CH27 47 > +#define IMX8ULP_CLK_DMA2_CH28 48 > +#define IMX8ULP_CLK_DMA2_CH29 49 > +#define IMX8ULP_CLK_DMA2_CH30 50 > +#define IMX8ULP_CLK_DMA2_CH31 51 > +#define IMX8ULP_CLK_MU2_B 52 > +#define IMX8ULP_CLK_MU3_B 53 > +#define IMX8ULP_CLK_AVD_SIM 54 > +#define IMX8ULP_CLK_DSI_TX_ESC 55 > + > +#define IMX8ULP_CLK_PCC5_END 56 > + > +#endif > -- > 2.26.2 > > > _______________________________________________ > linux-arm-kernel mailing list > linux-arm-kernel@lists.infradead.org > http://lists.infradead.org/mailman/listinfo/linux-arm-kernel From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-10.7 required=3.0 tests=BAYES_00, DKIM_ADSP_CUSTOM_MED,DKIM_SIGNED,DKIM_VALID,FREEMAIL_FORGED_FROMDOMAIN, FREEMAIL_FROM,HEADER_FROM_DIFFERENT_DOMAINS,INCLUDES_CR_TRAILER, INCLUDES_PATCH,MAILING_LIST_MULTI,SPF_HELO_NONE,SPF_PASS autolearn=unavailable autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id 52D29C48BD1 for ; Fri, 11 Jun 2021 14:21:21 +0000 (UTC) Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by mail.kernel.org (Postfix) with ESMTPS id 200B86141E for ; Fri, 11 Jun 2021 14:21:21 +0000 (UTC) DMARC-Filter: OpenDMARC Filter v1.3.2 mail.kernel.org 200B86141E Authentication-Results: mail.kernel.org; dmarc=fail (p=none dis=none) header.from=gmail.com Authentication-Results: mail.kernel.org; spf=none smtp.mailfrom=linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20210309; h=Sender: Content-Transfer-Encoding:Content-Type:List-Subscribe:List-Help:List-Post: List-Archive:List-Unsubscribe:List-Id:Cc:To:Subject:Message-ID:Date:From: In-Reply-To:References:MIME-Version:Reply-To:Content-ID:Content-Description: Resent-Date:Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID: List-Owner; bh=8WSUkJlNeMUmhJpolWs/1fTJ3kXK2qRMUmOTkjgt/kY=; b=hiR9YuuRosmrbu snW4regl+Mzsp1jr0EdmSGf2BbqBsMQv7bd/DzyKyf+5vuZ5cSKYBmnRQKm5f5oTBbpUHnUvn+zCP EbklAAH6vBtVY6NONkZpmb+CbG7iNdU3zFnzfX/CYB5gG9ONnaSLGcn/MWYH+CjZ0iutajlwd3NLm KOD+XgpCszCMdanKC21qRLDVsYEAoBjborM4KMe7ZUhLRjl1V5J6dICJDXgK3zwN2xH2IIaNtNV1l mu3gmY5TD5TuOUUe9E2HlNlrtOio/ahQfOOcm3agBTMw8B0MJGiA0X6DFoujv10Glx7XS4XYmW5RY eutdkBxp2wHrvJbCKdrg==; Received: from localhost ([::1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.94.2 #2 (Red Hat Linux)) id 1lri0E-005bsb-4J; Fri, 11 Jun 2021 14:19:18 +0000 Received: from mail-ot1-x333.google.com ([2607:f8b0:4864:20::333]) by bombadil.infradead.org with esmtps (Exim 4.94.2 #2 (Red Hat Linux)) id 1lri09-005brw-0t for linux-arm-kernel@lists.infradead.org; Fri, 11 Jun 2021 14:19:15 +0000 Received: by mail-ot1-x333.google.com with SMTP id 36-20020a9d0ba70000b02902e0a0a8fe36so3269034oth.8 for ; Fri, 11 Jun 2021 07:19:12 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20161025; h=mime-version:references:in-reply-to:from:date:message-id:subject:to :cc; bh=K4P+q7/z/d9uc91bHeqI007ymoU7moF88+kTQ4vSKXQ=; b=b+J27d4+XVjAVKtOfKBiIZKuF1ueTC70yZ4eault9Pg+ool3MR86efko+YU4+qxSyJ BlVersqXkhS4FN2BYAplLjMx960x6QJBOfhFzPGTzWuQONRdQlnzcDtHME6Y/vCZLCgI 1MmmOfjA1yq067khGH97QVGTLegJAyjWW0C92GMlhiyH55L+VnYjIJEmsG6EqF8zQXhB SyKLxpmAfOyFkL9dwIXfo7uvYjhoSoSnMXG+dCEiV/tMVjROWupzWJ0r10AocDIz26ST dVphOKN/qtopHERdbxMW8qygOZ2XWL9LQsL9mMTugECWYRRV3zb8TKVEW+IYNg3dd5Ci 7UMQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:mime-version:references:in-reply-to:from:date :message-id:subject:to:cc; bh=K4P+q7/z/d9uc91bHeqI007ymoU7moF88+kTQ4vSKXQ=; b=VPTWex7ZW3YwpIzzansR5TobODeeOgjp1531GEss829Bbaae+R9tXC9o0PlJFZQIHI gqunz6F0gp/nrqXntmenUQ/UHvlghbyD+tjp1WJfpDApHQ4xbHP2dORJ9e0HgiwaqMqv od+2FfKa5+xtjJAg5jnLdYaUc8oZKlqf6WHd/nXOlUF+GDn5knXfX2UnY+Zmf4cU4oEs TXmW/aLsufOWHO8UUXHlIC60oBB7zWVmbHXrvQj+bNRVYAFYyheE3Y7IcZ0gCG6RsL1W EXeeWsgNmv6aWxPfDpoKXd0I5pFJ7jlxi20sh0XsaipKSuho1ALdfgF38xJkwYfMWu7O OjqA== X-Gm-Message-State: AOAM530sJA20V6V5XWFgMsU4axGXRUdm2jKsMhcHTwgVO9nSi61jhc6Z 5EOIri1Ed0gVZWuqBu6RL5yUWDGAj3oSzssmNwZtoyFRMeU= X-Google-Smtp-Source: ABdhPJzFheyrmaabNN3060rDsJmuv0K9OvVePIJeT9qHPtKS9GBzyIEpT5WzLVdAly7pJAqYkmMw7DmcB6jC1AT4Z1E= X-Received: by 2002:a05:6830:43:: with SMTP id d3mr3292764otp.118.1623421151813; Fri, 11 Jun 2021 07:19:11 -0700 (PDT) MIME-Version: 1.0 References: <20210607083921.2668568-1-ping.bai@nxp.com> <20210607083921.2668568-10-ping.bai@nxp.com> In-Reply-To: <20210607083921.2668568-10-ping.bai@nxp.com> From: Dong Aisheng Date: Fri, 11 Jun 2021 22:17:55 +0800 Message-ID: Subject: Re: [PATCH 09/11] dt-bindings: clock: Add imx8ulp clock support To: Jacky Bai Cc: Rob Herring , Shawn Guo , Stephen Boyd , Sascha Hauer , Linus Walleij , Dong Aisheng , Fabio Estevam , Sascha Hauer , dl-linux-imx , devicetree , "moderated list:ARM/FREESCALE IMX / MXC ARM ARCHITECTURE" X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20210611_071913_103093_E774F0FA X-CRM114-Status: GOOD ( 21.01 ) X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.34 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Content-Type: text/plain; charset="us-ascii" Content-Transfer-Encoding: 7bit Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org On Mon, Jun 7, 2021 at 4:39 PM Jacky Bai wrote: > > Add the clock dt-binding file for i.MX8ULP. > > Signed-off-by: Jacky Bai > --- > .../bindings/clock/imx8ulp-clock.yaml | 72 +++++ > include/dt-bindings/clock/imx8ulp-clock.h | 261 ++++++++++++++++++ > 2 files changed, 333 insertions(+) > create mode 100644 Documentation/devicetree/bindings/clock/imx8ulp-clock.yaml > create mode 100644 include/dt-bindings/clock/imx8ulp-clock.h > > diff --git a/Documentation/devicetree/bindings/clock/imx8ulp-clock.yaml b/Documentation/devicetree/bindings/clock/imx8ulp-clock.yaml > new file mode 100644 > index 000000000000..ffe7b713d4e7 > --- /dev/null > +++ b/Documentation/devicetree/bindings/clock/imx8ulp-clock.yaml > @@ -0,0 +1,72 @@ > +# SPDX-License-Identifier: GPL-2.0 > +%YAML 1.2 > +--- > +$id: http://devicetree.org/schemas/clock/imx8ulp-clock.yaml# > +$schema: http://devicetree.org/meta-schemas/core.yaml# > + > +title: NXP i.MX8ULP Clock Control Module Binding > + > +maintainers: > + - Jacky Bai > + > +description: | > + On i.MX8ULP, The clock sources generation, distribution and management is > + under the control of several CGCs & PCCs modules. The CGC modules generate > + and distribute clocks on the device. PCC modules control clock selection, > + optional division and clock gating mode for peripherals > + > +properties: > + compatible: > + enum: > + - fsl,imx8ulp-cgc1 > + - fsl,imx8ulp-cgc2 > + - fsl,imx8ulp-pcc3 > + - fsl,imx8ulp-pcc4 > + - fsl,imx8ulp-pcc5 > + > + reg: > + maxItems: 1 > + > + clocks: > + description: > + specify the external clocks used by the CGC module, the clocks > + are rosc, sosc, frosc, lposc > + maxItems: 4 > + > + clock-names: > + description: > + specify the external clocks names used by the CGC module. the valid > + clock names should rosc, sosc, frosc, lposc. pls list const names for schema to check, then you don't need to have description property > + maxItems: 4 > + > + '#clock-cells': > + const: 1 > + description: > + The clock consumer should specify the desired clock by having the clock > + ID in its "clocks" phandle cell. See include/dt-bindings/clock/imx8ulp-clock.h > + for the full list of i.MX8ULP clock IDs. > + > +required: > + - compatible > + - reg > + - '#clock-cells' > + missing clocks/clock-names? > +additionalProperties: false > + > +examples: > + # Clock Control Module node: > + - | > + clock-controller@292c0000 { > + compatible = "fsl,imx8ulp-cgc1"; > + reg = <0x292c0000 0x10000>; > + clocks = <&rosc>, <&sosc>, <&frosc>, <&lposc>; > + clock-names = "rosc", "sosc", "frosc", "lposc"; > + #clock-cells = <1>; > + }; > + > + - | > + clock-controller@292d0000 { > + compatible = "fsl,imx8ulp-pcc3"; > + reg = <0x292d0000 0x10000>; > + #clock-cells = <1>; > + }; > diff --git a/include/dt-bindings/clock/imx8ulp-clock.h b/include/dt-bindings/clock/imx8ulp-clock.h > new file mode 100644 > index 000000000000..61518775f434 > --- /dev/null > +++ b/include/dt-bindings/clock/imx8ulp-clock.h > @@ -0,0 +1,261 @@ > +/* SPDX-License-Identifier: GPL-2.0 */ > +/* > + * Copyright 2021 NXP > + */ > + > +#ifndef __DT_BINDINGS_CLOCK_IMX8ULP_H > +#define __DT_BINDINGS_CLOCK_IMX8ULP_H > + > +#define IMX8ULP_CLK_DUMMY 0 > +#define IMX8ULP_CLK_ROSC 1 > +#define IMX8ULP_CLK_FROSC 2 > +#define IMX8ULP_CLK_LPOSC 3 > +#define IMX8ULP_CLK_SOSC 4 > + > +/* CGC1 */ Should this be on the top to avoid confusing? Regards Aisheng > +#define IMX8ULP_CLK_SPLL2 5 > +#define IMX8ULP_CLK_SPLL3 6 > +#define IMX8ULP_CLK_A35_SEL 7 > +#define IMX8ULP_CLK_A35_DIV 8 > +#define IMX8ULP_CLK_SPLL2_PRE_SEL 9 > +#define IMX8ULP_CLK_SPLL3_PRE_SEL 10 > +#define IMX8ULP_CLK_SPLL3_PFD0 11 > +#define IMX8ULP_CLK_SPLL3_PFD1 12 > +#define IMX8ULP_CLK_SPLL3_PFD2 13 > +#define IMX8ULP_CLK_SPLL3_PFD3 14 > +#define IMX8ULP_CLK_SPLL3_PFD0_DIV1 15 > +#define IMX8ULP_CLK_SPLL3_PFD0_DIV2 16 > +#define IMX8ULP_CLK_SPLL3_PFD1_DIV1 17 > +#define IMX8ULP_CLK_SPLL3_PFD1_DIV2 18 > +#define IMX8ULP_CLK_SPLL3_PFD2_DIV1 19 > +#define IMX8ULP_CLK_SPLL3_PFD2_DIV2 20 > +#define IMX8ULP_CLK_SPLL3_PFD3_DIV1 21 > +#define IMX8ULP_CLK_SPLL3_PFD3_DIV2 22 > +#define IMX8ULP_CLK_NIC_SEL 23 > +#define IMX8ULP_CLK_NIC_AD_DIVPLAT 24 > +#define IMX8ULP_CLK_NIC_PER_DIVPLAT 25 > +#define IMX8ULP_CLK_XBAR_SEL 26 > +#define IMX8ULP_CLK_XBAR_AD_DIVPLAT 27 > +#define IMX8ULP_CLK_XBAR_DIVBUS 28 > +#define IMX8ULP_CLK_XBAR_AD_SLOW 29 > +#define IMX8ULP_CLK_SOSC_DIV1 30 > +#define IMX8ULP_CLK_SOSC_DIV2 31 > +#define IMX8ULP_CLK_SOSC_DIV3 32 > +#define IMX8ULP_CLK_FROSC_DIV1 33 > +#define IMX8ULP_CLK_FROSC_DIV2 34 > +#define IMX8ULP_CLK_FROSC_DIV3 35 > +#define IMX8ULP_CLK_SPLL3_VCODIV 36 > +#define IMX8ULP_CLK_SPLL3_PFD0_DIV1_GATE 37 > +#define IMX8ULP_CLK_SPLL3_PFD0_DIV2_GATE 38 > +#define IMX8ULP_CLK_SPLL3_PFD1_DIV1_GATE 39 > +#define IMX8ULP_CLK_SPLL3_PFD1_DIV2_GATE 40 > +#define IMX8ULP_CLK_SPLL3_PFD2_DIV1_GATE 41 > +#define IMX8ULP_CLK_SPLL3_PFD2_DIV2_GATE 42 > +#define IMX8ULP_CLK_SPLL3_PFD3_DIV1_GATE 43 > +#define IMX8ULP_CLK_SPLL3_PFD3_DIV2_GATE 44 > +#define IMX8ULP_CLK_SOSC_DIV1_GATE 45 > +#define IMX8ULP_CLK_SOSC_DIV2_GATE 46 > +#define IMX8ULP_CLK_SOSC_DIV3_GATE 47 > +#define IMX8ULP_CLK_FROSC_DIV1_GATE 48 > +#define IMX8ULP_CLK_FROSC_DIV2_GATE 49 > +#define IMX8ULP_CLK_FROSC_DIV3_GATE 50 > +#define IMX8ULP_CLK_SAI4_SEL 51 > +#define IMX8ULP_CLK_SAI5_SEL 52 > +#define IMX8ULP_CLK_AUD_CLK1 53 > +#define IMX8ULP_CLK_ARM 54 > +#define IMX8ULP_CLK_ENET_TS_SEL 55 > + > +#define IMX8ULP_CLK_CGC1_END 56 > + > +/* CGC2 */ > +#define IMX8ULP_CLK_PLL4_PRE_SEL 0 > +#define IMX8ULP_CLK_PLL4 1 > +#define IMX8ULP_CLK_PLL4_VCODIV 2 > +#define IMX8ULP_CLK_DDR_SEL 3 > +#define IMX8ULP_CLK_DDR_DIV 4 > +#define IMX8ULP_CLK_LPAV_AXI_SEL 5 > +#define IMX8ULP_CLK_LPAV_AXI_DIV 6 > +#define IMX8ULP_CLK_LPAV_AHB_DIV 7 > +#define IMX8ULP_CLK_LPAV_BUS_DIV 8 > +#define IMX8ULP_CLK_PLL4_PFD0 9 > +#define IMX8ULP_CLK_PLL4_PFD1 10 > +#define IMX8ULP_CLK_PLL4_PFD2 11 > +#define IMX8ULP_CLK_PLL4_PFD3 12 > +#define IMX8ULP_CLK_PLL4_PFD0_DIV1_GATE 13 > +#define IMX8ULP_CLK_PLL4_PFD0_DIV2_GATE 14 > +#define IMX8ULP_CLK_PLL4_PFD1_DIV1_GATE 15 > +#define IMX8ULP_CLK_PLL4_PFD1_DIV2_GATE 16 > +#define IMX8ULP_CLK_PLL4_PFD2_DIV1_GATE 17 > +#define IMX8ULP_CLK_PLL4_PFD2_DIV2_GATE 18 > +#define IMX8ULP_CLK_PLL4_PFD3_DIV1_GATE 19 > +#define IMX8ULP_CLK_PLL4_PFD3_DIV2_GATE 20 > +#define IMX8ULP_CLK_PLL4_PFD0_DIV1 21 > +#define IMX8ULP_CLK_PLL4_PFD0_DIV2 22 > +#define IMX8ULP_CLK_PLL4_PFD1_DIV1 23 > +#define IMX8ULP_CLK_PLL4_PFD1_DIV2 24 > +#define IMX8ULP_CLK_PLL4_PFD2_DIV1 25 > +#define IMX8ULP_CLK_PLL4_PFD2_DIV2 26 > +#define IMX8ULP_CLK_PLL4_PFD3_DIV1 27 > +#define IMX8ULP_CLK_PLL4_PFD3_DIV2 28 > +#define IMX8ULP_CLK_CGC2_SOSC_DIV1_GATE 29 > +#define IMX8ULP_CLK_CGC2_SOSC_DIV2_GATE 30 > +#define IMX8ULP_CLK_CGC2_SOSC_DIV3_GATE 31 > +#define IMX8ULP_CLK_CGC2_SOSC_DIV1 32 > +#define IMX8ULP_CLK_CGC2_SOSC_DIV2 33 > +#define IMX8ULP_CLK_CGC2_SOSC_DIV3 34 > +#define IMX8ULP_CLK_CGC2_FROSC_DIV1_GATE 35 > +#define IMX8ULP_CLK_CGC2_FROSC_DIV2_GATE 36 > +#define IMX8ULP_CLK_CGC2_FROSC_DIV3_GATE 37 > +#define IMX8ULP_CLK_CGC2_FROSC_DIV1 38 > +#define IMX8ULP_CLK_CGC2_FROSC_DIV2 39 > +#define IMX8ULP_CLK_CGC2_FROSC_DIV3 40 > +#define IMX8ULP_CLK_AUD_CLK2 41 > +#define IMX8ULP_CLK_SAI6_SEL 42 > +#define IMX8ULP_CLK_SAI7_SEL 43 > +#define IMX8ULP_CLK_SPDIF_SEL 44 > +#define IMX8ULP_CLK_HIFI_SEL 45 > +#define IMX8ULP_CLK_HIFI_DIVCORE 46 > +#define IMX8ULP_CLK_HIFI_DIVPLAT 47 > +#define IMX8ULP_CLK_DSI_PHY_REF 48 > + > +#define IMX8ULP_CLK_CGC2_END 49 > + > +/* PCC3 */ > +#define IMX8ULP_CLK_WDOG3 0 > +#define IMX8ULP_CLK_WDOG4 1 > +#define IMX8ULP_CLK_LPIT1 2 > +#define IMX8ULP_CLK_TPM4 3 > +#define IMX8ULP_CLK_TPM5 4 > +#define IMX8ULP_CLK_FLEXIO1 5 > +#define IMX8ULP_CLK_I3C2 6 > +#define IMX8ULP_CLK_LPI2C4 7 > +#define IMX8ULP_CLK_LPI2C5 8 > +#define IMX8ULP_CLK_LPUART4 9 > +#define IMX8ULP_CLK_LPUART5 10 > +#define IMX8ULP_CLK_LPSPI4 11 > +#define IMX8ULP_CLK_LPSPI5 12 > +#define IMX8ULP_CLK_DMA1_MP 13 > +#define IMX8ULP_CLK_DMA1_CH0 14 > +#define IMX8ULP_CLK_DMA1_CH1 15 > +#define IMX8ULP_CLK_DMA1_CH2 16 > +#define IMX8ULP_CLK_DMA1_CH3 17 > +#define IMX8ULP_CLK_DMA1_CH4 18 > +#define IMX8ULP_CLK_DMA1_CH5 19 > +#define IMX8ULP_CLK_DMA1_CH6 20 > +#define IMX8ULP_CLK_DMA1_CH7 21 > +#define IMX8ULP_CLK_DMA1_CH8 22 > +#define IMX8ULP_CLK_DMA1_CH9 23 > +#define IMX8ULP_CLK_DMA1_CH10 24 > +#define IMX8ULP_CLK_DMA1_CH11 25 > +#define IMX8ULP_CLK_DMA1_CH12 26 > +#define IMX8ULP_CLK_DMA1_CH13 27 > +#define IMX8ULP_CLK_DMA1_CH14 28 > +#define IMX8ULP_CLK_DMA1_CH15 29 > +#define IMX8ULP_CLK_DMA1_CH16 30 > +#define IMX8ULP_CLK_DMA1_CH17 31 > +#define IMX8ULP_CLK_DMA1_CH18 32 > +#define IMX8ULP_CLK_DMA1_CH19 33 > +#define IMX8ULP_CLK_DMA1_CH20 34 > +#define IMX8ULP_CLK_DMA1_CH21 35 > +#define IMX8ULP_CLK_DMA1_CH22 36 > +#define IMX8ULP_CLK_DMA1_CH23 37 > +#define IMX8ULP_CLK_DMA1_CH24 38 > +#define IMX8ULP_CLK_DMA1_CH25 39 > +#define IMX8ULP_CLK_DMA1_CH26 40 > +#define IMX8ULP_CLK_DMA1_CH27 41 > +#define IMX8ULP_CLK_DMA1_CH28 42 > +#define IMX8ULP_CLK_DMA1_CH29 43 > +#define IMX8ULP_CLK_DMA1_CH30 44 > +#define IMX8ULP_CLK_DMA1_CH31 45 > +#define IMX8ULP_CLK_MU3_A 46 > + > +#define IMX8ULP_CLK_PCC3_END 47 > + > +/* PCC4 */ > +#define IMX8ULP_CLK_FLEXSPI2 0 > +#define IMX8ULP_CLK_TPM6 1 > +#define IMX8ULP_CLK_TPM7 2 > +#define IMX8ULP_CLK_LPI2C6 3 > +#define IMX8ULP_CLK_LPI2C7 4 > +#define IMX8ULP_CLK_LPUART6 5 > +#define IMX8ULP_CLK_LPUART7 6 > +#define IMX8ULP_CLK_SAI4 7 > +#define IMX8ULP_CLK_SAI5 8 > +#define IMX8ULP_CLK_PCTLE 9 > +#define IMX8ULP_CLK_PCTLF 10 > +#define IMX8ULP_CLK_USDHC0 11 > +#define IMX8ULP_CLK_USDHC1 12 > +#define IMX8ULP_CLK_USDHC2 13 > +#define IMX8ULP_CLK_USB0 14 > +#define IMX8ULP_CLK_USB0_PHY 15 > +#define IMX8ULP_CLK_USB1 16 > +#define IMX8ULP_CLK_USB1_PHY 17 > +#define IMX8ULP_CLK_USB_XBAR 18 > +#define IMX8ULP_CLK_ENET 19 > +#define IMX8ULP_CLK_SFA1 20 > +#define IMX8ULP_CLK_RGPIOE 21 > +#define IMX8ULP_CLK_RGPIOF 22 > + > +#define IMX8ULP_CLK_PCC4_END 23 > + > +/* PCC5 */ > +#define IMX8ULP_CLK_TPM8 0 > +#define IMX8ULP_CLK_SAI6 1 > +#define IMX8ULP_CLK_SAI7 2 > +#define IMX8ULP_CLK_SPDIF 3 > +#define IMX8ULP_CLK_ISI 4 > +#define IMX8ULP_CLK_CSI_REGS 5 > +#define IMX8ULP_CLK_PCTLD 6 > +#define IMX8ULP_CLK_CSI 7 > +#define IMX8ULP_CLK_DSI 8 > +#define IMX8ULP_CLK_WDOG5 9 > +#define IMX8ULP_CLK_EPDC 10 > +#define IMX8ULP_CLK_PXP 11 > +#define IMX8ULP_CLK_SFA2 12 > +#define IMX8ULP_CLK_GPU2D 13 > +#define IMX8ULP_CLK_GPU3D 14 > +#define IMX8ULP_CLK_DC_NANO 15 > +#define IMX8ULP_CLK_CSI_CLK_UI 16 > +#define IMX8ULP_CLK_CSI_CLK_ESC 17 > +#define IMX8ULP_CLK_RGPIOD 18 > +#define IMX8ULP_CLK_DMA2_MP 19 > +#define IMX8ULP_CLK_DMA2_CH0 20 > +#define IMX8ULP_CLK_DMA2_CH1 21 > +#define IMX8ULP_CLK_DMA2_CH2 22 > +#define IMX8ULP_CLK_DMA2_CH3 23 > +#define IMX8ULP_CLK_DMA2_CH4 24 > +#define IMX8ULP_CLK_DMA2_CH5 25 > +#define IMX8ULP_CLK_DMA2_CH6 26 > +#define IMX8ULP_CLK_DMA2_CH7 27 > +#define IMX8ULP_CLK_DMA2_CH8 28 > +#define IMX8ULP_CLK_DMA2_CH9 29 > +#define IMX8ULP_CLK_DMA2_CH10 30 > +#define IMX8ULP_CLK_DMA2_CH11 31 > +#define IMX8ULP_CLK_DMA2_CH12 32 > +#define IMX8ULP_CLK_DMA2_CH13 33 > +#define IMX8ULP_CLK_DMA2_CH14 34 > +#define IMX8ULP_CLK_DMA2_CH15 35 > +#define IMX8ULP_CLK_DMA2_CH16 36 > +#define IMX8ULP_CLK_DMA2_CH17 37 > +#define IMX8ULP_CLK_DMA2_CH18 38 > +#define IMX8ULP_CLK_DMA2_CH19 39 > +#define IMX8ULP_CLK_DMA2_CH20 40 > +#define IMX8ULP_CLK_DMA2_CH21 41 > +#define IMX8ULP_CLK_DMA2_CH22 42 > +#define IMX8ULP_CLK_DMA2_CH23 43 > +#define IMX8ULP_CLK_DMA2_CH24 44 > +#define IMX8ULP_CLK_DMA2_CH25 45 > +#define IMX8ULP_CLK_DMA2_CH26 46 > +#define IMX8ULP_CLK_DMA2_CH27 47 > +#define IMX8ULP_CLK_DMA2_CH28 48 > +#define IMX8ULP_CLK_DMA2_CH29 49 > +#define IMX8ULP_CLK_DMA2_CH30 50 > +#define IMX8ULP_CLK_DMA2_CH31 51 > +#define IMX8ULP_CLK_MU2_B 52 > +#define IMX8ULP_CLK_MU3_B 53 > +#define IMX8ULP_CLK_AVD_SIM 54 > +#define IMX8ULP_CLK_DSI_TX_ESC 55 > + > +#define IMX8ULP_CLK_PCC5_END 56 > + > +#endif > -- > 2.26.2 > > > _______________________________________________ > linux-arm-kernel mailing list > linux-arm-kernel@lists.infradead.org > http://lists.infradead.org/mailman/listinfo/linux-arm-kernel _______________________________________________ linux-arm-kernel mailing list linux-arm-kernel@lists.infradead.org http://lists.infradead.org/mailman/listinfo/linux-arm-kernel