From: Simon Goldschmidt <simon.k.r.goldschmidt@gmail.com>
To: u-boot@lists.denx.de
Subject: [U-Boot] [PATCH 00/10] Update Stratix 10 SDRAM driver
Date: Thu, 14 Mar 2019 09:23:06 +0100 [thread overview]
Message-ID: <CAAh8qsx6RnBThn9sbj9iTjpCGS76sX8dWGL3j60OvVA1xVMRrw@mail.gmail.com> (raw)
In-Reply-To: <1552501068.5582.28.camel@intel.com>
On Thu, Mar 14, 2019 at 9:21 AM Ley Foon Tan <ley.foon.tan@intel.com> wrote:
>
> On Tue, 2019-03-12 at 12:08 +0100, Simon Goldschmidt wrote:
> > On Tue, Mar 12, 2019 at 9:31 AM Ley Foon Tan <ley.foon.tan@intel.com>
> > wrote:
> > >
> > >
> > > This patchset update Stratix 10 SDRAM driver to support:
> > > - Multi-banks memory (Patch [1-8])
> > > - Stratix 10 support up to 2 memory banks:
> > > Bank 0: Address 0, size 2GB
> > > Bank 1: Address 0x100000000, size 124GB
> > > - Add warm reset boot checking function, to use in patch [10]
> > > (Patch[9])
> > > - Add ECC memory scrubbing support (Patch [10])
> > > - Use cache enabled + "DC ZVA" instruction to clear memory to
> > > zeros
> > When working on this, would it make sense to move the S10 SDRAM
> > driver
> > to DM, using UCLASS_RAM, like I did for gen5 (see Marek's 'next'
> > branch:
> > http://git.denx.de/?p=u-boot/u-boot-socfpga.git;a=commit;h=4796a7d5a7
> > fd965c02cf290edec17acb2c9af766)
> >
> > That might allow us to combine more of the code in mach-socfpga again
> > in the future...
> Sure, I will look into this. But will be in separate series.
Yes, it's a separate issue. It just came to mind when reading this series.
Regards,
Simon
>
> Thanks.
>
> Regards
> Ley Foon
> >
> > Regards,
> > Simon
> >
> > >
> > >
> > > Ley Foon Tan (10):
> > > ddr: altera: stratix10: Move SDRAM size check to SDRAM driver
> > > arm: socfpga: Add sdram_s10.h to sdram.h
> > > ddr: altera: s10: Add multiple memory banks support
> > > arm: socfpga: Update dram_init_banksize() for Stratix10
> > > board: altera: Stratix10: Add board_get_usable_ram_top()
> > > board: altera: Stratix10: Add ft_board_setup()
> > > arm: socfpga: Enable OF_BOARD_SETUP for Stratix 10
> > > configs: stratix10: Change CONFIG_NR_DRAM_BANKS to 2
> > > arm: socfpga: stratix10: Add cpu_has_been_warmreset()
> > > ddr: altera: Stratix10: Add ECC memory scrubbing
> > >
> > > arch/arm/mach-socfpga/Kconfig | 1 +
> > > arch/arm/mach-socfpga/board.c | 16 +-
> > > .../include/mach/reset_manager_s10.h | 3 +
> > > arch/arm/mach-socfpga/include/mach/sdram.h | 2 +
> > > .../arm/mach-socfpga/include/mach/sdram_s10.h | 10 +
> > > arch/arm/mach-socfpga/reset_manager_s10.c | 9 +
> > > arch/arm/mach-socfpga/spl_s10.c | 11 --
> > > board/altera/stratix10-socdk/socfpga.c | 37 ++++
> > > configs/socfpga_stratix10_defconfig | 2 +-
> > > drivers/ddr/altera/sdram_s10.c | 178
> > > ++++++++++++++++++
> > > 10 files changed, 256 insertions(+), 13 deletions(-)
> > >
> > > --
> > > 2.19.0
prev parent reply other threads:[~2019-03-14 8:23 UTC|newest]
Thread overview: 39+ messages / expand[flat|nested] mbox.gz Atom feed top
2019-03-12 8:31 [U-Boot] [PATCH 00/10] Update Stratix 10 SDRAM driver Ley Foon Tan
2019-03-12 8:31 ` [U-Boot] [PATCH 01/10] ddr: altera: stratix10: Move SDRAM size check to " Ley Foon Tan
2019-03-12 10:41 ` Marek Vasut
2019-03-19 3:26 ` Ley Foon Tan
2019-03-19 8:55 ` Marek Vasut
2019-03-19 9:46 ` Ley Foon Tan
2019-03-19 9:47 ` Marek Vasut
2019-03-20 1:30 ` Ley Foon Tan
2019-03-20 9:41 ` Marek Vasut
2019-03-21 5:59 ` Ley Foon Tan
2019-03-12 8:31 ` [U-Boot] [PATCH 02/10] arm: socfpga: Add sdram_s10.h to sdram.h Ley Foon Tan
2019-03-12 8:31 ` [U-Boot] [PATCH 03/10] ddr: altera: s10: Add multiple memory banks support Ley Foon Tan
2019-03-12 10:44 ` Marek Vasut
2019-03-12 14:05 ` Westergreen, Dalon
2019-03-13 7:28 ` Ley Foon Tan
2019-03-13 9:14 ` Marek Vasut
2019-03-12 8:31 ` [U-Boot] [PATCH 04/10] arm: socfpga: Update dram_init_banksize() for Stratix10 Ley Foon Tan
2019-03-12 10:45 ` Marek Vasut
2019-03-12 14:25 ` Westergreen, Dalon
2019-03-12 8:31 ` [U-Boot] [PATCH 05/10] board: altera: Stratix10: Add board_get_usable_ram_top() Ley Foon Tan
2019-03-12 10:46 ` Marek Vasut
2019-03-12 14:33 ` Westergreen, Dalon
2019-03-12 14:40 ` Marek Vasut
2019-03-19 3:27 ` Ley Foon Tan
2019-03-12 8:31 ` [U-Boot] [PATCH 06/10] board: altera: Stratix10: Add ft_board_setup() Ley Foon Tan
2019-03-12 10:47 ` Marek Vasut
2019-03-19 3:28 ` Ley Foon Tan
2019-03-12 8:31 ` [U-Boot] [PATCH 07/10] arm: socfpga: Enable OF_BOARD_SETUP for Stratix 10 Ley Foon Tan
2019-03-12 8:31 ` [U-Boot] [PATCH 08/10] configs: stratix10: Change CONFIG_NR_DRAM_BANKS to 2 Ley Foon Tan
2019-03-12 8:31 ` [U-Boot] [PATCH 09/10] arm: socfpga: stratix10: Add cpu_has_been_warmreset() Ley Foon Tan
2019-03-12 8:31 ` [U-Boot] [PATCH 10/10] ddr: altera: Stratix10: Add ECC memory scrubbing Ley Foon Tan
2019-03-12 10:49 ` Marek Vasut
2019-03-19 3:14 ` Ley Foon Tan
2019-03-19 8:57 ` Marek Vasut
2019-03-19 9:49 ` Ley Foon Tan
2019-03-19 12:20 ` Marek Vasut
2019-03-12 11:08 ` [U-Boot] [PATCH 00/10] Update Stratix 10 SDRAM driver Simon Goldschmidt
2019-03-13 18:17 ` Ley Foon Tan
2019-03-14 8:23 ` Simon Goldschmidt [this message]
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=CAAh8qsx6RnBThn9sbj9iTjpCGS76sX8dWGL3j60OvVA1xVMRrw@mail.gmail.com \
--to=simon.k.r.goldschmidt@gmail.com \
--cc=u-boot@lists.denx.de \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.