From mboxrd@z Thu Jan 1 00:00:00 1970 From: Rodrigo Vivi Subject: Re: [PATCH 15/37] drm/i915: add S PLL control Date: Mon, 26 Mar 2012 14:41:27 -0300 Message-ID: References: <1332378612-3814-1-git-send-email-eugeni.dodonov@intel.com> <1332378612-3814-16-git-send-email-eugeni.dodonov@intel.com> Mime-Version: 1.0 Content-Type: text/plain; charset="iso-8859-1" Content-Transfer-Encoding: quoted-printable Return-path: Received: from mail-ob0-f177.google.com (mail-ob0-f177.google.com [209.85.214.177]) by gabe.freedesktop.org (Postfix) with ESMTP id 9E778A0B13 for ; Mon, 26 Mar 2012 10:41:27 -0700 (PDT) Received: by obbup16 with SMTP id up16so6625530obb.36 for ; Mon, 26 Mar 2012 10:41:27 -0700 (PDT) In-Reply-To: <1332378612-3814-16-git-send-email-eugeni.dodonov@intel.com> List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Sender: intel-gfx-bounces+gcfxdi-intel-gfx=m.gmane.org@lists.freedesktop.org Errors-To: intel-gfx-bounces+gcfxdi-intel-gfx=m.gmane.org@lists.freedesktop.org To: Eugeni Dodonov Cc: intel-gfx@lists.freedesktop.org List-Id: intel-gfx@lists.freedesktop.org * indentation Reviewed-by: Rodrigo Vivi On Wed, Mar 21, 2012 at 10:09 PM, Eugeni Dodonov wrote: > This PLL control can drive DDI ports at desired frequencies for > DisplayPort and FDI connections. > > Signed-off-by: Eugeni Dodonov > --- > =A0drivers/gpu/drm/i915/i915_reg.h | =A0 =A08 ++++++++ > =A01 file changed, 8 insertions(+) > > diff --git a/drivers/gpu/drm/i915/i915_reg.h b/drivers/gpu/drm/i915/i915_= reg.h > index 9ff9856..e38dafc 100644 > --- a/drivers/gpu/drm/i915/i915_reg.h > +++ b/drivers/gpu/drm/i915/i915_reg.h > @@ -3963,4 +3963,12 @@ > =A0#define =A0PIXCLK_GATE_UNGATE =A0 =A0 =A0 =A0 =A0 =A01<<0 > =A0#define =A0PIXCLK_GATE_GATE =A0 =A0 =A0 =A0 =A0 =A0 =A00<<0 > > +/* SPLL */ > +#define SPLL_CTL =A0 =A0 =A0 =A0 =A0 =A0 =A0 =A0 =A0 =A0 =A0 =A0 =A0 =A0= =A0 0x46020 > +#define =A0SPLL_PLL_ENABLE =A0 =A0 =A0 =A0 =A0 =A0 =A0 (1<<31) > +#define =A0SPLL_PLL_SCC =A0 =A0 =A0 =A0 =A0 =A0 =A0 =A0 =A0(1<<28) > +#define =A0SPLL_PLL_NON_SCC =A0 =A0 =A0 =A0 =A0 =A0 =A0(2<<28) > +#define =A0SPLL_PLL_FREQ_810MHz =A0(0<<26) > +#define =A0SPLL_PLL_FREQ_1350MHz (1<<26) > + > =A0#endif /* _I915_REG_H_ */ > -- > 1.7.9.2 > > _______________________________________________ > Intel-gfx mailing list > Intel-gfx@lists.freedesktop.org > http://lists.freedesktop.org/mailman/listinfo/intel-gfx -- = Rodrigo Vivi Blog: http://blog.vivi.eng.br GPG: 0x905BE242 @ wwwkeys.pgp.net