From mboxrd@z Thu Jan  1 00:00:00 1970
From: Linus Walleij <linus.walleij@linaro.org>
Subject: Re: [PATCH 2/3] net: phy: vitesse: Add support for VSC73xx
Date: Thu, 28 Jun 2018 20:23:33 +0200
Message-ID: <CACRpkdZOs-vdKG06L=3s24qYtB1os30gx=LHx5Ly9WBxEcy9GQ@mail.gmail.com>
References: <20180614123534.8063-1-linus.walleij@linaro.org>
 <20180614123534.8063-3-linus.walleij@linaro.org> <87156f76-449c-1ec3-e7fa-776c2fddc992@gmail.com>
 <9235D6609DB808459E95D78E17F2E43D40DD511D@CHN-SV-EXMX02.mchp-main.com>
Mime-Version: 1.0
Content-Type: text/plain; charset="UTF-8"
Cc: Florian Fainelli <f.fainelli@gmail.com>,
        Andrew Lunn <andrew@lunn.ch>,
        Vivien Didelot <vivien.didelot@savoirfairelinux.com>,
        UNGLinuxDriver@microchip.com, netdev <netdev@vger.kernel.org>,
        OpenWrt Development List <openwrt-devel@lists.openwrt.org>,
        LEDE Development List <lede-dev@lists.infradead.org>,
        Gabor Juhos <juhosg@openwrt.org>
To: Woojung.Huh@microchip.com
Return-path: <netdev-owner@vger.kernel.org>
Received: from mail-io0-f193.google.com ([209.85.223.193]:35327 "EHLO
        mail-io0-f193.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org
        with ESMTP id S966283AbeF1SXo (ORCPT
        <rfc822;netdev@vger.kernel.org>); Thu, 28 Jun 2018 14:23:44 -0400
Received: by mail-io0-f193.google.com with SMTP id q4-v6so6134097iob.2
        for <netdev@vger.kernel.org>; Thu, 28 Jun 2018 11:23:44 -0700 (PDT)
In-Reply-To: <9235D6609DB808459E95D78E17F2E43D40DD511D@CHN-SV-EXMX02.mchp-main.com>
Sender: netdev-owner@vger.kernel.org
List-ID: <netdev.vger.kernel.org>

On Fri, Jun 15, 2018 at 9:25 PM <Woojung.Huh@microchip.com> wrote:
> > On 06/14/2018 05:35 AM, Linus Walleij wrote:

> > Probably as good as it can get given the information you have access to.
> > Maybe the guys at Mircochip could help, adding them.
>
> Microchip have completed the acquisition of Microsemi last months. It will take some time to get access to the right data.
> Hope we can help soon.

I was in contact with ex-Microsemi product support, and they kindly gave
me access to all documentation for all the Vitesse switch chips.

If you can pry out more details like some about the magic switch
internals I'd be happy to update the patch later. I can even read
the VHDL or Verilog files if there is no proper documentation,
it has happened before :D

Yours,
Linus Walleij