From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S934502AbcHYOOg (ORCPT ); Thu, 25 Aug 2016 10:14:36 -0400 Received: from mail-oi0-f66.google.com ([209.85.218.66]:36666 "EHLO mail-oi0-f66.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S934309AbcHYOOd (ORCPT ); Thu, 25 Aug 2016 10:14:33 -0400 MIME-Version: 1.0 In-Reply-To: <20160824084738.GB6502@codeaurora.org> References: <20160823061745.8162-1-zajec5@gmail.com> <20160823062613.13865-1-zajec5@gmail.com> <20160824084738.GB6502@codeaurora.org> From: =?UTF-8?B?UmFmYcWCIE1pxYJlY2tp?= Date: Thu, 25 Aug 2016 16:11:40 +0200 Message-ID: Subject: Re: [PATCH V5] clk: bcm: Add driver for BCM53573 ILP clock To: Stephen Boyd Cc: Michael Turquette , linux-clk@vger.kernel.org, bcm-kernel-feedback-list , =?UTF-8?B?UmFmYcWCIE1pxYJlY2tp?= , Rob Herring , Mark Rutland , Eric Anholt , Jon Mason , Florian Fainelli , Stephen Warren , "open list:OPEN FIRMWARE AND FLATTENED DEVICE TREE BINDINGS" , open list Content-Type: text/plain; charset=UTF-8 Sender: linux-kernel-owner@vger.kernel.org List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Content-Transfer-Encoding: 8bit X-MIME-Autoconverted: from quoted-printable to 8bit by mail.home.local id u7PEF4Ap004809 On 24 August 2016 at 10:47, Stephen Boyd wrote: > On 08/23, Rafał Miłecki wrote: >> +static int bcm53573_ilp_enable(struct clk_hw *hw) >> +{ >> + struct bcm53573_ilp *ilp = container_of(hw, struct bcm53573_ilp, hw); >> + >> + writel(0x10199, ilp->pmu + PMU_SLOW_CLK_PERIOD); >> + writel(0x10000, ilp->pmu + 0x674); > > Is there a name for 0x674? No in any sources published by Broadcom. I was experimenting with bit 0x10000 in PMU_SLOW_CLK_PERIOD and 0x10000 in 0x674. Both have to be set. I was suspecting that maybe one of them is just some trigger and it can be switched back to 0, but it's not the case. I definitely need to set both of them to get clock working. From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: MIME-Version: 1.0 In-Reply-To: <20160824084738.GB6502@codeaurora.org> References: <20160823061745.8162-1-zajec5@gmail.com> <20160823062613.13865-1-zajec5@gmail.com> <20160824084738.GB6502@codeaurora.org> From: =?UTF-8?B?UmFmYcWCIE1pxYJlY2tp?= Date: Thu, 25 Aug 2016 16:11:40 +0200 Message-ID: Subject: Re: [PATCH V5] clk: bcm: Add driver for BCM53573 ILP clock To: Stephen Boyd Cc: Michael Turquette , linux-clk@vger.kernel.org, bcm-kernel-feedback-list , =?UTF-8?B?UmFmYcWCIE1pxYJlY2tp?= , Rob Herring , Mark Rutland , Eric Anholt , Jon Mason , Florian Fainelli , Stephen Warren , "open list:OPEN FIRMWARE AND FLATTENED DEVICE TREE BINDINGS" , open list Content-Type: text/plain; charset=UTF-8 List-ID: On 24 August 2016 at 10:47, Stephen Boyd wrote: > On 08/23, Rafa=C5=82 Mi=C5=82ecki wrote: >> +static int bcm53573_ilp_enable(struct clk_hw *hw) >> +{ >> + struct bcm53573_ilp *ilp =3D container_of(hw, struct bcm53573_ilp,= hw); >> + >> + writel(0x10199, ilp->pmu + PMU_SLOW_CLK_PERIOD); >> + writel(0x10000, ilp->pmu + 0x674); > > Is there a name for 0x674? No in any sources published by Broadcom. I was experimenting with bit 0x10000 in PMU_SLOW_CLK_PERIOD and 0x10000 in 0x674. Both have to be set. I was suspecting that maybe one of them is just some trigger and it can be switched back to 0, but it's not the case. I definitely need to set both of them to get clock working.