From mboxrd@z Thu Jan  1 00:00:00 1970
Return-Path: <linux-kernel-owner@vger.kernel.org>
Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
        id S1751788AbeCNMQo (ORCPT <rfc822;w@1wt.eu>);
        Wed, 14 Mar 2018 08:16:44 -0400
Received: from mail-wr0-f193.google.com ([209.85.128.193]:43968 "EHLO
        mail-wr0-f193.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org
        with ESMTP id S1751386AbeCNMQn (ORCPT
        <rfc822;linux-kernel@vger.kernel.org>);
        Wed, 14 Mar 2018 08:16:43 -0400
X-Google-Smtp-Source: AG47ELsq+N9kaRbZ10M+u7AvShc92X+R3SIZuGJ64+YSp0+jKi4SpOXS5vh3Q4X9QXBx0cnyOaBUxPlPWBqzmh4XQp0=
MIME-Version: 1.0
In-Reply-To: <1521018736-20980-2-git-send-email-hl@rock-chips.com>
References: <1521018736-20980-1-git-send-email-hl@rock-chips.com> <1521018736-20980-2-git-send-email-hl@rock-chips.com>
From: Emil Velikov <emil.l.velikov@gmail.com>
Date: Wed, 14 Mar 2018 12:16:41 +0000
Message-ID: <CACvgo511gXZfu1kPPQLs4oguCxYUmpcTEioZFk58=522KPHhNQ@mail.gmail.com>
Subject: Re: [PATCH v4 2/3] drm/panel: support Innolux P097PFG panel
To: Lin Huang <hl@rock-chips.com>
Cc: Thierry Reding <thierry.reding@gmail.com>,
        Brian Norris <briannorris@chromium.org>,
        Rob Herring <robh+dt@kernel.org>, Sean Paul <seanpaul@chromium.org>,
        David Airlie <airlied@linux.ie>,
        "Linux-Kernel@Vger. Kernel. Org" <linux-kernel@vger.kernel.org>,
        ML dri-devel <dri-devel@lists.freedesktop.org>
Content-Type: text/plain; charset="UTF-8"
Sender: linux-kernel-owner@vger.kernel.org
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org

On 14 March 2018 at 09:12, Lin Huang <hl@rock-chips.com> wrote:
> Support Innolux P097PFG 9.7" 1536x2048 TFT LCD panel, it reuse
> the Innolux P079ZCA panel driver.
>
> Change-Id: I97923aa3735f707332681691b0231c9421b427d0
> Signed-off-by: Lin Huang <hl@rock-chips.com>
> ---
> Changes in v2:
> - None
> Changes in v3:
> - None
> Changes in v4:
> - download panel initial code
>
>  drivers/gpu/drm/panel/panel-innolux-p079zca.c | 192 +++++++++++++++++++++++++-
>  1 file changed, 187 insertions(+), 5 deletions(-)
>
> diff --git a/drivers/gpu/drm/panel/panel-innolux-p079zca.c b/drivers/gpu/drm/panel/panel-innolux-p079zca.c
> index 2075a9d..883b279 100644
> --- a/drivers/gpu/drm/panel/panel-innolux-p079zca.c
> +++ b/drivers/gpu/drm/panel/panel-innolux-p079zca.c
> @@ -20,6 +20,15 @@
>
>  #include <video/mipi_display.h>
>
> +struct panel_init_cmd {
> +       int len;
> +       const char *data;
> +};
> +
> +#define _INIT_CMD(...) { \
> +       .len = sizeof((char[]){__VA_ARGS__}), \
> +       .data = (char[]){__VA_ARGS__} }
> +
>  struct panel_desc {
>         const struct drm_display_mode *modes;
>         unsigned int bpc;
> @@ -30,6 +39,7 @@ struct panel_desc {
>
>         unsigned long flags;
>         enum mipi_dsi_pixel_format format;
> +       const struct panel_init_cmd *init_cmds;
>         unsigned int lanes;
>  };
>
> @@ -88,9 +98,12 @@ static int innolux_panel_unprepare(struct drm_panel *panel)
>                 return err;
>         }
>
> +       /* p097pfg: t15 */
> +       msleep(100);
> +
Based on the comment this is not needed for p079zca, yet still executed.

>         gpiod_set_value_cansleep(innolux->enable_gpio, 0);
>
> -       /* T8: 80ms - 1000ms */
> +       /* p079zca: t8*/
>         msleep(80);
>
And this is seem the opposite - zca only, yet executed on pfg.

One way to to avoid these and use the appropriate sleep throughout is
to store have the numbers in the respective panel_desc entries.



>         regulator_disable(innolux->avee);
> @@ -124,13 +137,43 @@ static int innolux_panel_prepare(struct drm_panel *panel)
>         if (err < 0)
>                 goto disable_avdd;
>
> -       /* T2: 15ms - 1000ms */
> -       usleep_range(15000, 16000);
> +       /* p079zca: t2 (20ms), p097pfg: t4 (15ms) */
> +       usleep_range(20000, 21000);
>
>         gpiod_set_value_cansleep(innolux->enable_gpio, 1);
>
> -       /* T4: 15ms - 1000ms */
> -       usleep_range(15000, 16000);
> +       /* p079zca: t4, p097pfg: t5 */
> +       usleep_range(20000, 21000);
> +
> +       if (innolux->desc->init_cmds) {
> +               const struct panel_init_cmd *cmds =
> +                                       innolux->desc->init_cmds;
> +               int i;
> +
> +               for (i = 0; cmds[i].len != 0; i++) {
> +                       const struct panel_init_cmd *cmd = &cmds[i];
> +
> +                       err = mipi_dsi_generic_write(innolux->link, cmd->data,
> +                                                    cmd->len);
> +                       if (err < 0) {
> +                               dev_err(panel->dev,
> +                                       "failed to write command %d\n", i);
> +                               goto poweroff;
> +                       }
> +
> +                       /*
> +                        * Included by random guessing, because without this
> +                        * (or at least, some delay), the panel sometimes
> +                        * didn't appear to pick up the command sequence.
> +                        */
This seems a bit hackish. Adding a reference to a bugreport/mailing
list discussion would be a nice move.
It'll save you/next person a lot of time searching for the specifics
of the problem.

> +                       err = mipi_dsi_dcs_nop(innolux->link);
> +                       if (err < 0) {
> +                               dev_err(panel->dev,
> +                                       "failed to send DCS nop: %d\n", err);
> +                               goto poweroff;
> +                       }
> +               }
> +       }
>
>         err = mipi_dsi_dcs_exit_sleep_mode(innolux->link);
>         if (err < 0) {
> @@ -213,6 +256,142 @@ static const struct panel_desc innolux_p079zca_panel_desc = {
>         .lanes = 4,
>  };
>
> +static const struct drm_display_mode innolux_p097pfg_mode = {
> +       .clock = 229000,
> +       .hdisplay = 1536,
> +       .hsync_start = 1536 + 100,
> +       .hsync_end = 1536 + 100 + 24,
> +       .htotal = 1536 + 100 + 24 + 100,
> +       .vdisplay = 2048,
> +       .vsync_start = 2048 + 100,
> +       .vsync_end = 2048 + 100 + 2,
> +       .vtotal = 2048 + 100 + 2 + 18,
> +       .vrefresh = 60,
> +};
> +
> +static const struct panel_init_cmd innolux_p097pfg_init_cmds[] = {

A lot of magic numbers :-(

Please reference the source of these - say XX spec. vY.
We could get a vY+1, which makes the nop workaround obsolete.

HTH
Emil

From mboxrd@z Thu Jan  1 00:00:00 1970
From: Emil Velikov <emil.l.velikov@gmail.com>
Subject: Re: [PATCH v4 2/3] drm/panel: support Innolux P097PFG panel
Date: Wed, 14 Mar 2018 12:16:41 +0000
Message-ID: <CACvgo511gXZfu1kPPQLs4oguCxYUmpcTEioZFk58=522KPHhNQ@mail.gmail.com>
References: <1521018736-20980-1-git-send-email-hl@rock-chips.com>
 <1521018736-20980-2-git-send-email-hl@rock-chips.com>
Mime-Version: 1.0
Content-Type: text/plain; charset="utf-8"
Content-Transfer-Encoding: base64
Return-path: <dri-devel-bounces@lists.freedesktop.org>
Received: from mail-wr0-x242.google.com (mail-wr0-x242.google.com
 [IPv6:2a00:1450:400c:c0c::242])
 by gabe.freedesktop.org (Postfix) with ESMTPS id 4D76F6E6C8
 for <dri-devel@lists.freedesktop.org>; Wed, 14 Mar 2018 12:16:43 +0000 (UTC)
Received: by mail-wr0-x242.google.com with SMTP id k3so4513434wrg.6
 for <dri-devel@lists.freedesktop.org>; Wed, 14 Mar 2018 05:16:43 -0700 (PDT)
In-Reply-To: <1521018736-20980-2-git-send-email-hl@rock-chips.com>
List-Unsubscribe: <https://lists.freedesktop.org/mailman/options/dri-devel>,
 <mailto:dri-devel-request@lists.freedesktop.org?subject=unsubscribe>
List-Archive: <https://lists.freedesktop.org/archives/dri-devel>
List-Post: <mailto:dri-devel@lists.freedesktop.org>
List-Help: <mailto:dri-devel-request@lists.freedesktop.org?subject=help>
List-Subscribe: <https://lists.freedesktop.org/mailman/listinfo/dri-devel>,
 <mailto:dri-devel-request@lists.freedesktop.org?subject=subscribe>
Errors-To: dri-devel-bounces@lists.freedesktop.org
Sender: "dri-devel" <dri-devel-bounces@lists.freedesktop.org>
To: Lin Huang <hl@rock-chips.com>
Cc: David Airlie <airlied@linux.ie>, Brian Norris <briannorris@chromium.org>, "Linux-Kernel@Vger. Kernel. Org" <linux-kernel@vger.kernel.org>, Rob Herring <robh+dt@kernel.org>, Thierry Reding <thierry.reding@gmail.com>, ML dri-devel <dri-devel@lists.freedesktop.org>
List-Id: dri-devel@lists.freedesktop.org

T24gMTQgTWFyY2ggMjAxOCBhdCAwOToxMiwgTGluIEh1YW5nIDxobEByb2NrLWNoaXBzLmNvbT4g
d3JvdGU6Cj4gU3VwcG9ydCBJbm5vbHV4IFAwOTdQRkcgOS43IiAxNTM2eDIwNDggVEZUIExDRCBw
YW5lbCwgaXQgcmV1c2UKPiB0aGUgSW5ub2x1eCBQMDc5WkNBIHBhbmVsIGRyaXZlci4KPgo+IENo
YW5nZS1JZDogSTk3OTIzYWEzNzM1ZjcwNzMzMjY4MTY5MWIwMjMxYzk0MjFiNDI3ZDAKPiBTaWdu
ZWQtb2ZmLWJ5OiBMaW4gSHVhbmcgPGhsQHJvY2stY2hpcHMuY29tPgo+IC0tLQo+IENoYW5nZXMg
aW4gdjI6Cj4gLSBOb25lCj4gQ2hhbmdlcyBpbiB2MzoKPiAtIE5vbmUKPiBDaGFuZ2VzIGluIHY0
Ogo+IC0gZG93bmxvYWQgcGFuZWwgaW5pdGlhbCBjb2RlCj4KPiAgZHJpdmVycy9ncHUvZHJtL3Bh
bmVsL3BhbmVsLWlubm9sdXgtcDA3OXpjYS5jIHwgMTkyICsrKysrKysrKysrKysrKysrKysrKysr
KystCj4gIDEgZmlsZSBjaGFuZ2VkLCAxODcgaW5zZXJ0aW9ucygrKSwgNSBkZWxldGlvbnMoLSkK
Pgo+IGRpZmYgLS1naXQgYS9kcml2ZXJzL2dwdS9kcm0vcGFuZWwvcGFuZWwtaW5ub2x1eC1wMDc5
emNhLmMgYi9kcml2ZXJzL2dwdS9kcm0vcGFuZWwvcGFuZWwtaW5ub2x1eC1wMDc5emNhLmMKPiBp
bmRleCAyMDc1YTlkLi44ODNiMjc5IDEwMDY0NAo+IC0tLSBhL2RyaXZlcnMvZ3B1L2RybS9wYW5l
bC9wYW5lbC1pbm5vbHV4LXAwNzl6Y2EuYwo+ICsrKyBiL2RyaXZlcnMvZ3B1L2RybS9wYW5lbC9w
YW5lbC1pbm5vbHV4LXAwNzl6Y2EuYwo+IEBAIC0yMCw2ICsyMCwxNSBAQAo+Cj4gICNpbmNsdWRl
IDx2aWRlby9taXBpX2Rpc3BsYXkuaD4KPgo+ICtzdHJ1Y3QgcGFuZWxfaW5pdF9jbWQgewo+ICsg
ICAgICAgaW50IGxlbjsKPiArICAgICAgIGNvbnN0IGNoYXIgKmRhdGE7Cj4gK307Cj4gKwo+ICsj
ZGVmaW5lIF9JTklUX0NNRCguLi4pIHsgXAo+ICsgICAgICAgLmxlbiA9IHNpemVvZigoY2hhcltd
KXtfX1ZBX0FSR1NfX30pLCBcCj4gKyAgICAgICAuZGF0YSA9IChjaGFyW10pe19fVkFfQVJHU19f
fSB9Cj4gKwo+ICBzdHJ1Y3QgcGFuZWxfZGVzYyB7Cj4gICAgICAgICBjb25zdCBzdHJ1Y3QgZHJt
X2Rpc3BsYXlfbW9kZSAqbW9kZXM7Cj4gICAgICAgICB1bnNpZ25lZCBpbnQgYnBjOwo+IEBAIC0z
MCw2ICszOSw3IEBAIHN0cnVjdCBwYW5lbF9kZXNjIHsKPgo+ICAgICAgICAgdW5zaWduZWQgbG9u
ZyBmbGFnczsKPiAgICAgICAgIGVudW0gbWlwaV9kc2lfcGl4ZWxfZm9ybWF0IGZvcm1hdDsKPiAr
ICAgICAgIGNvbnN0IHN0cnVjdCBwYW5lbF9pbml0X2NtZCAqaW5pdF9jbWRzOwo+ICAgICAgICAg
dW5zaWduZWQgaW50IGxhbmVzOwo+ICB9Owo+Cj4gQEAgLTg4LDkgKzk4LDEyIEBAIHN0YXRpYyBp
bnQgaW5ub2x1eF9wYW5lbF91bnByZXBhcmUoc3RydWN0IGRybV9wYW5lbCAqcGFuZWwpCj4gICAg
ICAgICAgICAgICAgIHJldHVybiBlcnI7Cj4gICAgICAgICB9Cj4KPiArICAgICAgIC8qIHAwOTdw
Zmc6IHQxNSAqLwo+ICsgICAgICAgbXNsZWVwKDEwMCk7Cj4gKwpCYXNlZCBvbiB0aGUgY29tbWVu
dCB0aGlzIGlzIG5vdCBuZWVkZWQgZm9yIHAwNzl6Y2EsIHlldCBzdGlsbCBleGVjdXRlZC4KCj4g
ICAgICAgICBncGlvZF9zZXRfdmFsdWVfY2Fuc2xlZXAoaW5ub2x1eC0+ZW5hYmxlX2dwaW8sIDAp
Owo+Cj4gLSAgICAgICAvKiBUODogODBtcyAtIDEwMDBtcyAqLwo+ICsgICAgICAgLyogcDA3OXpj
YTogdDgqLwo+ICAgICAgICAgbXNsZWVwKDgwKTsKPgpBbmQgdGhpcyBpcyBzZWVtIHRoZSBvcHBv
c2l0ZSAtIHpjYSBvbmx5LCB5ZXQgZXhlY3V0ZWQgb24gcGZnLgoKT25lIHdheSB0byB0byBhdm9p
ZCB0aGVzZSBhbmQgdXNlIHRoZSBhcHByb3ByaWF0ZSBzbGVlcCB0aHJvdWdob3V0IGlzCnRvIHN0
b3JlIGhhdmUgdGhlIG51bWJlcnMgaW4gdGhlIHJlc3BlY3RpdmUgcGFuZWxfZGVzYyBlbnRyaWVz
LgoKCgo+ICAgICAgICAgcmVndWxhdG9yX2Rpc2FibGUoaW5ub2x1eC0+YXZlZSk7Cj4gQEAgLTEy
NCwxMyArMTM3LDQzIEBAIHN0YXRpYyBpbnQgaW5ub2x1eF9wYW5lbF9wcmVwYXJlKHN0cnVjdCBk
cm1fcGFuZWwgKnBhbmVsKQo+ICAgICAgICAgaWYgKGVyciA8IDApCj4gICAgICAgICAgICAgICAg
IGdvdG8gZGlzYWJsZV9hdmRkOwo+Cj4gLSAgICAgICAvKiBUMjogMTVtcyAtIDEwMDBtcyAqLwo+
IC0gICAgICAgdXNsZWVwX3JhbmdlKDE1MDAwLCAxNjAwMCk7Cj4gKyAgICAgICAvKiBwMDc5emNh
OiB0MiAoMjBtcyksIHAwOTdwZmc6IHQ0ICgxNW1zKSAqLwo+ICsgICAgICAgdXNsZWVwX3Jhbmdl
KDIwMDAwLCAyMTAwMCk7Cj4KPiAgICAgICAgIGdwaW9kX3NldF92YWx1ZV9jYW5zbGVlcChpbm5v
bHV4LT5lbmFibGVfZ3BpbywgMSk7Cj4KPiAtICAgICAgIC8qIFQ0OiAxNW1zIC0gMTAwMG1zICov
Cj4gLSAgICAgICB1c2xlZXBfcmFuZ2UoMTUwMDAsIDE2MDAwKTsKPiArICAgICAgIC8qIHAwNzl6
Y2E6IHQ0LCBwMDk3cGZnOiB0NSAqLwo+ICsgICAgICAgdXNsZWVwX3JhbmdlKDIwMDAwLCAyMTAw
MCk7Cj4gKwo+ICsgICAgICAgaWYgKGlubm9sdXgtPmRlc2MtPmluaXRfY21kcykgewo+ICsgICAg
ICAgICAgICAgICBjb25zdCBzdHJ1Y3QgcGFuZWxfaW5pdF9jbWQgKmNtZHMgPQo+ICsgICAgICAg
ICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICBpbm5vbHV4LT5kZXNjLT5pbml0X2NtZHM7
Cj4gKyAgICAgICAgICAgICAgIGludCBpOwo+ICsKPiArICAgICAgICAgICAgICAgZm9yIChpID0g
MDsgY21kc1tpXS5sZW4gIT0gMDsgaSsrKSB7Cj4gKyAgICAgICAgICAgICAgICAgICAgICAgY29u
c3Qgc3RydWN0IHBhbmVsX2luaXRfY21kICpjbWQgPSAmY21kc1tpXTsKPiArCj4gKyAgICAgICAg
ICAgICAgICAgICAgICAgZXJyID0gbWlwaV9kc2lfZ2VuZXJpY193cml0ZShpbm5vbHV4LT5saW5r
LCBjbWQtPmRhdGEsCj4gKyAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAg
ICAgICAgICAgICBjbWQtPmxlbik7Cj4gKyAgICAgICAgICAgICAgICAgICAgICAgaWYgKGVyciA8
IDApIHsKPiArICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgIGRldl9lcnIocGFuZWwtPmRl
diwKPiArICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgImZhaWxlZCB0byB3
cml0ZSBjb21tYW5kICVkXG4iLCBpKTsKPiArICAgICAgICAgICAgICAgICAgICAgICAgICAgICAg
IGdvdG8gcG93ZXJvZmY7Cj4gKyAgICAgICAgICAgICAgICAgICAgICAgfQo+ICsKPiArICAgICAg
ICAgICAgICAgICAgICAgICAvKgo+ICsgICAgICAgICAgICAgICAgICAgICAgICAqIEluY2x1ZGVk
IGJ5IHJhbmRvbSBndWVzc2luZywgYmVjYXVzZSB3aXRob3V0IHRoaXMKPiArICAgICAgICAgICAg
ICAgICAgICAgICAgKiAob3IgYXQgbGVhc3QsIHNvbWUgZGVsYXkpLCB0aGUgcGFuZWwgc29tZXRp
bWVzCj4gKyAgICAgICAgICAgICAgICAgICAgICAgICogZGlkbid0IGFwcGVhciB0byBwaWNrIHVw
IHRoZSBjb21tYW5kIHNlcXVlbmNlLgo+ICsgICAgICAgICAgICAgICAgICAgICAgICAqLwpUaGlz
IHNlZW1zIGEgYml0IGhhY2tpc2guIEFkZGluZyBhIHJlZmVyZW5jZSB0byBhIGJ1Z3JlcG9ydC9t
YWlsaW5nCmxpc3QgZGlzY3Vzc2lvbiB3b3VsZCBiZSBhIG5pY2UgbW92ZS4KSXQnbGwgc2F2ZSB5
b3UvbmV4dCBwZXJzb24gYSBsb3Qgb2YgdGltZSBzZWFyY2hpbmcgZm9yIHRoZSBzcGVjaWZpY3MK
b2YgdGhlIHByb2JsZW0uCgo+ICsgICAgICAgICAgICAgICAgICAgICAgIGVyciA9IG1pcGlfZHNp
X2Rjc19ub3AoaW5ub2x1eC0+bGluayk7Cj4gKyAgICAgICAgICAgICAgICAgICAgICAgaWYgKGVy
ciA8IDApIHsKPiArICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgIGRldl9lcnIocGFuZWwt
PmRldiwKPiArICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgImZhaWxlZCB0
byBzZW5kIERDUyBub3A6ICVkXG4iLCBlcnIpOwo+ICsgICAgICAgICAgICAgICAgICAgICAgICAg
ICAgICAgZ290byBwb3dlcm9mZjsKPiArICAgICAgICAgICAgICAgICAgICAgICB9Cj4gKyAgICAg
ICAgICAgICAgIH0KPiArICAgICAgIH0KPgo+ICAgICAgICAgZXJyID0gbWlwaV9kc2lfZGNzX2V4
aXRfc2xlZXBfbW9kZShpbm5vbHV4LT5saW5rKTsKPiAgICAgICAgIGlmIChlcnIgPCAwKSB7Cj4g
QEAgLTIxMyw2ICsyNTYsMTQyIEBAIHN0YXRpYyBjb25zdCBzdHJ1Y3QgcGFuZWxfZGVzYyBpbm5v
bHV4X3AwNzl6Y2FfcGFuZWxfZGVzYyA9IHsKPiAgICAgICAgIC5sYW5lcyA9IDQsCj4gIH07Cj4K
PiArc3RhdGljIGNvbnN0IHN0cnVjdCBkcm1fZGlzcGxheV9tb2RlIGlubm9sdXhfcDA5N3BmZ19t
b2RlID0gewo+ICsgICAgICAgLmNsb2NrID0gMjI5MDAwLAo+ICsgICAgICAgLmhkaXNwbGF5ID0g
MTUzNiwKPiArICAgICAgIC5oc3luY19zdGFydCA9IDE1MzYgKyAxMDAsCj4gKyAgICAgICAuaHN5
bmNfZW5kID0gMTUzNiArIDEwMCArIDI0LAo+ICsgICAgICAgLmh0b3RhbCA9IDE1MzYgKyAxMDAg
KyAyNCArIDEwMCwKPiArICAgICAgIC52ZGlzcGxheSA9IDIwNDgsCj4gKyAgICAgICAudnN5bmNf
c3RhcnQgPSAyMDQ4ICsgMTAwLAo+ICsgICAgICAgLnZzeW5jX2VuZCA9IDIwNDggKyAxMDAgKyAy
LAo+ICsgICAgICAgLnZ0b3RhbCA9IDIwNDggKyAxMDAgKyAyICsgMTgsCj4gKyAgICAgICAudnJl
ZnJlc2ggPSA2MCwKPiArfTsKPiArCj4gK3N0YXRpYyBjb25zdCBzdHJ1Y3QgcGFuZWxfaW5pdF9j
bWQgaW5ub2x1eF9wMDk3cGZnX2luaXRfY21kc1tdID0gewoKQSBsb3Qgb2YgbWFnaWMgbnVtYmVy
cyA6LSgKClBsZWFzZSByZWZlcmVuY2UgdGhlIHNvdXJjZSBvZiB0aGVzZSAtIHNheSBYWCBzcGVj
LiB2WS4KV2UgY291bGQgZ2V0IGEgdlkrMSwgd2hpY2ggbWFrZXMgdGhlIG5vcCB3b3JrYXJvdW5k
IG9ic29sZXRlLgoKSFRICkVtaWwKX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19f
X19fX19fX19fX18KZHJpLWRldmVsIG1haWxpbmcgbGlzdApkcmktZGV2ZWxAbGlzdHMuZnJlZWRl
c2t0b3Aub3JnCmh0dHBzOi8vbGlzdHMuZnJlZWRlc2t0b3Aub3JnL21haWxtYW4vbGlzdGluZm8v
ZHJpLWRldmVsCg==